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CHAPTER 1 GENERAL INTRODUCTION
1.1 TWO DIMENSIONAL MATERIALS
Two dimensional (2D) materials with atomic thicknesses have recently attracted
tremendous interest from the scientific and engineering communities. The most studied 2D
materials to date are graphene, hexagonal boron nitride (h-BN), black phosphorus (BP) and
transitional metal dichalcogenides (TMDs) such as molybdenum disulphide (MoS2), tungsten
diselenide (WSe2) and molybdenum diselenide (MoSe2). These 2D materials have displayed
varying electronic properties ranging from metal, to semiconductor, insulators and even
superconductor. Among 2D semiconductors, different band gaps, charge neutrality levels, and
spin properties have been observed, which offers the versatility for the development of 2D
electronics, optoelectronics and spintronics.2Dmaterialsare promising candidates for a wide
range of applications from nanoelectronics, optoelectronics, sensing, photonic1. Particularly,
these atomically thin films are ideal channel materials for nanoscale flexible electronics
applications, such as low power, high-frequency, and flexibledevices.1-3 Graphene is the most
widely explored 2D material because of its extremely high carrier mobility and unique physical
properties. In addition, the synthesis of large area graphene films using chemical vapor
deposition (CVD) is also feasible. In spite of the favorable mechanical, thermal, electronic and
optical properties, graphene is a zero band-gap semiconductor. As a result, graphene transistors
typically exhibit a very low on/off current ratio, which makes grapheme a poor channel material
in logic electronics. Sustained efforts to open up a band gap in graphene have either caused
severe mobility degradation or require prohibitively high bias voltages.4Solayered transition
metal dichalcogenides (TMDs) and black phosphorous (BP) have emerged as a viable alternative
to grapheme because they combine a semiconducting gap with mechanical flexibility, chemical
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& thermal stability and absence of dangling bonds. Low energy devices, digital electronics &
optoelectronics based on these materials have been demonstrated in recent studies.5-19 Similar to
graphene, atomically thin layers can be easily produced by mechanical exfoliation from their
bulk crystals because of the weak van der Waals forces between adjacent layers.
1.1.1 TRANSITION METAL DICHALCONIDES (TMDs)
The transition metal dichalcogenides have chemical composition described by the
formula MX2 (M = Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Pt and X = S, Se, Te). The properties of
transition metal dichalcogenidesvaries from metal (NbS2, TiS2, TaS2, VSe2), semimetal (like
WTe2, TeS2), semiconductor (like MoS2, MoSe2, WSe2) to insulator (like HfS2).20 The transition
metal dichalcogenides (TMDs) have layered structure with two general configuration of either
trigonal prism or octahedron having different lattice symmetries.21 MX2crystals are hexagonally
packed with stacking layers of X–M–X. The bond between two-dimensional X–M–X layers is
covalent type and stronger than the interaction between the atoms residing on different planes,
which is van der Waals type and is relatively weak. The strong covalent bonds between transition
metal and chalcogen atoms on the plane and weak van der Waals bond between layers allows
making atomically thin layer by micromechanical cleavage method by splitting the layer by layer
structure. The unique properties of TMDs including chemical & thermal stability, mechanical
flexibility, ultra-smooth atomic thickness, absence of dangling bonds& interface traps, sizeable
band-gap, reasonably high carrier mobility and fast growing synthesis techniques have been
attracted researchers a lot of interest to implement the revolutionary applications in novel
transparent & flexible electronics1,

22

, optoelectronics1, stacked van der Waal superlattices &

heterojunctions23, spintronics (valleytronics)24-27 and ultimate atomically thin field effect
transistors.2,

28

Fig.1.1.1 shows the periodic table with highlighted columns for transitional
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metals and chalcogens, by combining them about 40 different layered TMD compounds exists
and their possible crystal structures. Only some dichalcogenides of partial highlights of
transitional metals form layered structure. For example, NiS2 is found to have apyrite structure
which is not layered structure but NiTe2is a layered dichalcogenide. Right side of Fig.1.1.1
shows the two possible crystal structures of transitional metal dichalcogenides. The layer
structure has hexagonally packed layer of metal atoms sandwiched between two hexagonally
close packed chalcogen atoms with intra-layer bonds are covalent and interlayer bound force is
van der Waals. The thickness of single layer TMD is about 6 to 7 Å. Each metal atom provides
four electrons to two chalcogen atoms to form TMD layer structure such that the oxidation state
of metal is +4 and the oxidation state of chalcogen is -2. The TMD layer structure has absence of
dangling bond because the lone pair electrons of chalcogen atoms terminate on the surfaces of
layers. Bulk TMDs exhibit a wide variety of polymorphs in which most common polymorphs are
1T, 2H and 3R where the letters stand for trigonal, hexagonal and rhombohedral, respectively.
For instance, natural MoS2is commonly found in the 2H phase where the stacking sequence is
aBabAb in which the upper case letters represent metal atoms and lower case letters represent
chalcogen.On the other hand, synthetic MoS2often contains the 3R phase where the stacking
sequence is aBacAcbCb. In both phases, the metal coordination is trigonal prismatic. Some of
the TMDs such as TiS2are 1T phase where the stacking sequence is aBcaBc and the coordination
of the metal is octahedral. Recent experimental report demonstrated that the metallic 1T phase of
MoS2 can be locally induced on semiconducting 2H phase nanosheets.29 Because of its layer
structure, single layer/few layers TMDs can be easily exfoliated from bulk crystal by mechanical
cleavage method.
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Fig.1.1.1 The left picture is periodic table which shows the transition metals and the three
chalcogen elements that predominantly crystallize in those layered structure are highlighted in
the periodic table. Middle and right picture
pictures are the axis and section view of single-layer
single
TMD
with trigonal prismatic and octahedral structures in which purple color represents transistion
metal atom and yellow color represents chalcogen atom
atom.
Table 1.1.1 shows the some of the possible transitional metal dichalconides. The bulk
form of these materials form indirect band gap and changed to direct band gap for monolayer due
to quantum confinement.1,
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Due to the difference of band gap and direct gap nature of

monolayer TMDs compared to its bulk form opens up platform to investigate different
interesting properties of monolayer TMDs and their possible applications.
Material

Eg in bulk (eV)

Eg monolayer (eV)

MoS2

1.2

1.8

MoSe2

1.2

1.5

WS2

1.4

1.9-2.1

WSe2

1.2

1.7

MoTe2

1

1.1

WTe2

0.7

1.1

Table 1.1.1 Some of the semiconducting TMD materials and their band gap
1.1.1.1 MOLYBDENUM
OLYBDENUM DISULFIDE
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Molybdenum is a transition metal element from group VI and sulphide is chalcogen
(oxygen group). The mineral of MoS2 called molybdenite is exists in nature. MoS2 has three
different structural phases. The first one is 2H-phased MoS2 which has hexagonal symmetry and
semiconducting properties. It is found in nature and having layer structure which can be easily
mechanically exfoliated into few layers to single layer. The second one is 1T-phased MoS2
having tetragonal symmetry which has metallic properties. The third one is 3R-phased MoS2
with rhombohedral symmetry which has semiconducting properties like 2H-phased MoS2.
Semiconducting MoS2 has indirect band gap with 1.2 eV in bulk form and change into direct
band gap 1.8 eV for monolayer due to quantum confinement.1 In the past, MoS2 is used as a
lubricant because of its lubricating property.
1.1.1.2 MOLYBDENIUM DISELENIDE
Molybdenum is a transition metal element from group VI and Selenium is chalcogen
(oxygen group). Molybdenum diselenide (MoSe2) is a transition metal dichalcogenides having
similar structure as other TMDs. MoSe2 forms layered structured of the form Se - Mo - Se with
selenium atoms in two hexagonal planes separated by a plane of Molybdenum atoms. The strong
covalent bond exists between Molybdenum & Selenium with weak interlayer coupling by weak
van der Waal force. In MoSe2, the metal atom has trigonal prismatic coordination within the
sandwich layer and a number of stacking polytypes are possible depending upon the way in
which the sandwich layers are stacked one upon the other. Bulk MoSe2 shows semiconducting
behavior with indirect band gap 1.1 eV. The indirect band gap of bulk MoSe2 changed into direct
band gap 1.5 eV for monolayer MoSe2.1
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Fig.1.1.2 MoSe2 general bond formation structure, schematic representation of unit cell and
honey comb structure of MoSe2 structure and three-dimensional schematic representation of
MoSe2 structure.
1.1.2 BLACK PHOSPHORUS
Black phosphorus (BP) is thermodynamically stable allotrope of phosphorus at room
temperature and pressure. It is elemental semiconductor with anisotropic crystal structure. It is
looks like black in color and orthorhombic, buckled structure with each phosphorous atom have
one bond along armchair direction and two bonds along zigzag direction as shown in Fig.1.1.3.
It forms layer structure as like graphite and can be exfoliated to monolayer called phosphorene
by mechanical exfoliation method. The band gap of bulk BP is 0.3 eV and increase up to 2 eV
for monolayer while its few-layer structures have thickness-dependent direct band gaps between
2 eV to 0.3 eV.31-34 With advancement of mechanical exfoliation method BP opens up new
opportunities for electronic and optoelectronic applications. Especially reported high mobility
reported favorable for electronic application and the variable direct band gap for monolayer to
bulk is suited optoelectronic application. Unlike other 2D materials, the electrical, optical,
mechanical and thermal properties of BP show anisotropic nature due to its anisotropic crystal
structure.32, 35, 36It has been found that the BP reacts with air in presence of water vapor which
degrades its electrical properties gradually. The degradation enhances in presence of light.37, 38
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The chemical degradation of BP at ambient condition challenges the researchers to prevent to
contact with air, water and light for preserving it pristine properties.

Fig.1.1.3 Layered crystal structure of black phosphorus with two adjacent puckered sheets. Side
and top view of few layer black phosphorus is on the right side of the figure.
1.2 SYNTHESIS OF 2D MATERIALS
Reliable and reproducible synthesis of atomically thin 2D materials with uniform
properties is essential to study their intrinsic and extrinsic properties. High purity and cleanliness
of flakes/films are essential to study fundamental properties of 2D materials. Complex
fabrication process and materials/chemicals used in fabrication process might introduce
impurities on the 2D flakes which might alter the intrinsic properties. Some of the common
established methods to get 2D materials are as follow:
Top-down method: This is the method of preparation of atomically thin 2D materials
from bulk crystal. Atomically thin layer as well as few layers of 2D material from its bulk
crystal can be prepared by micromechanical cleave method as first time done to prepare
graphene.16 The bulk crystal is kept on scotch tape and exfoliates by using another scotch tape.
By cleaving multiple times using adhesive scotch tape, thin enough flakes can get on scotch tape.
By introducing substrate on the scotch tape having thin layers of 2D materials, sufficiently thin
2D flakes can be transferred to substrate. 2D materials having different thickness on a substrate
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show different optical contrast with visible light. This property is used to find the atomically thin
flakes with interference of visible light on it by using optical microscope.39,

40

The light

interference is caused by reflection/refraction of thickness of 2D layer and substrate thickness.
This method produces atomically thin 2D flakes of high purity and cleanliness as bulk crystal but
it is not control over dimensions. So, it is hard to control thickness and size of 2D flakes
systemically. More strictly speaking, it is hard to get large thin flakes with appropriate size and
dimensions. Another top-down method to get atomically thin 2D material from its multilayer is
laser-induced thinning.41 The multilayer of crystal is exposed by laser with required exposition
dose which is controlled by adjusting the incident laser power, the step size and the exposure
time. This is a reliable method to get atomically thin 2D layers with user-defined shape and size
but the roughness of the laser scanning surface is main problem and the requirement of
adjustment of parameters of laser scanning is challenging. The interaction of chemical with bulk
crystal is used to exfoliate the bulk crystal into atomically thin 2D flakes called chemical
exfoliation method. This method produces required monolayer but the resulting 2D material may
have different structure and electronic properties from the bulk material.13 The chemical used to
exfoliate the sample might change the intrinsic properties by introducing charges and other
impurities.
Bottom-up method: The process of getting atomically thin layer of 2D materials starting
from zero thickness is bottom-up method. Chemical vapor deposition (CVD) is one of the wellknown preparation of 2D material layer.42,43 This method gives large flake size. But the control
over flake thickness and quality of the flake is challenging. Repetition of the process to get
similar flakes with right size and thickness is still challenging. The crystal growth depends upon
different parameters including the external environment which creates challenges to keep same
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condition during growth process. Particular recipe for CVD grown of certain 2D material is
substrate dependence. Different recipe should be used to grow same material on different
substrates.
1.3 TRANSPORT PROPERTIES
SEMICONDUCTORS

AND

DEVICE

PERFORMNCE

OF

2D

Transport properties of 2D semiconductor shows wide variation depending up on their
materials, type of charge carriers and dielectric used. The studies of graphene have revealed its
exceptional electronic properties based on the unique band structure including the observation of
ambipolar behavior. The charge carriers in graphene can be described as relativistic particles
called Dirac fermions by Dirac equation for this 2D crystal, providing a way to explore quantum
electrodynamics (QED).Graphene has reported high mobility, exceed 15000cm2 V-1 s-1 at room
temperature with ballistic transport, and shows quantum Hall effect.8, 44 On the other hand, the
electron mobility values of monolayer and multilayer MoS2 devices on SiO2 reported by multiple
groups were substantially below the Hall mobility of bulk MoS2 (100 - 200 cm2 V-1 s-1).2, 45, 46
Bao at. al. reported ambipolar multilayer MoS2 with two terminal field-effect mobility attained to
470cm2V-1s-1 at room temperature on PMMA but the improvement of mobility is still unclear.47
S. L. Li et.al. presented thickness dependent interfacial charge scattering of MoS2 FET and
showed the improvement of field effect mobility with increase of thickness by suppressing the
Coulomb scattering originated from SiO2 surface and MoS2 /SiO2 interfaces.48 Different efforts
to modify the SiO2 surface, using high-k dielectric such as HfO2, Al2O3and h-BN encapsulation
have been done for graphene and TMDs field effect transistor but the mobility values never
reached to theoretical phonon limited mobility45, 49-53, which indicates the carrier mobility of 2D
channel materials is limited by extrinsic scattering from charged impurities at the
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channel/substrate interface and charge traps in dielectric, substrate surface roughness, and remote
surface optical phonons originating from substrate.
A good transistor layer material should have enough high charge carrier mobility
for high on state current and fast operation of transistor. The layered materials should have
reasonable band gap to maintain enough on/off current for the operation of transistor by
electrostatically switching on and off state. On the other hand, sharp switching characteristic is
equally important to allow high degree of electrostatic control over devices. To achieve all of
these ideal properties, selection of channel materials and dielectric materials is exceptionally
important. In addition, devices structures, designs and modification are also important to
optimize and modify the 2D thin layer transistor devices properties.
1.4
FACTORS
RELATED
SEMICONDUCTORS

TO

TRANSPORT

PROPERTIES

OF

2D

The channel of 2D materials is thin which needs substrate to support and for the
investigation of its properties we have to connect with metal electrodes. The contact metal form
barrier with semiconductor channel of 2D materials and the dielectric on substrate plays
important role to determine the channel properties of the thin 2D materials. Basically there are
following main challenges which have to address to investigate the channel properties and
optimize the 2D based semiconductor electronics.
1. contact effect
2. interface effect
3. dielectric integration
My main focus of the work is details interface effect study of 2Ds based semiconductors
field effect transistor (FET) and 2D heterostructure integration to optimize the performance of
FET with dielectric integration. To reveal these effects, we have to start the basic concept of
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common scattering mechanisms of 2D materials and external factors which affect to investigate
the intrinsic properties of 2D thin flakes.
1.4.1 SEMICONDUCTOR AND ELECTRODE (METAL) CONTACT
Metals leads need to be connected to study the channel properties of 2D semiconductor
flakes. But there is formation of schottky barrier at metal semiconductor junction. The schottky
barrier can be successfully eliminated by adopting the transfer line method or four terminal
measurements but practical FETs are two terminal electrodes as drain and source which greatly
affected by schottky barrier and limit the performance of the device. Scottky barrier due to band
off set of metal semiconductor, Fermi level pining due to the interface states of semiconductors
and current crowding effect due to non-uniform injection of charge carriers along the entire
metal/semiconductor length are the main problems to device performance of 2D semiconductors
FET.
1.4.2 CARRIERS SCATTERING MECHANISMS
In 2 dimensional TMDs layers, transport and scattering phenomena of the charge carriers
are confined to the plane of the material and on the surface of the substrate. In these ultrathin 2D
channels, the interface effects are particularly important. The mobility of charge carriers is
mainly determined by following mechanisms: 51, 54-57
(a) Lattice or phonon (acoustic & optical phonon) scattering.
Energized phonons within the 2D materials couple with charge carriers and affect the
motion of charge carriers. Optical phonon scattering is dominated factor at high temperature. So
the charge carrier mobility is largely affected by phonon scattering with increase of
temperature.58 The phonon vibrations within the TMD channel includes out of plane homo-polar
mode and in plane phonon vibration. Depending upon its vibration energy, it can be excited by
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thermal energy. Some of the phonon has enough low excitation energy which is sufficient to
excite by thermal energy at room temperature or even lower. The quenching of thermally excited
phonon is efficient method to reduce its effect on transport property of 2D TMDs. The out of
plane homo-polar phonon mode vibration can be quenched by sandwiching the vibration
between top gate dielectric and back gate substrate.
(b) Atomic and structural defects scattering
It is really challenging to grow a crystal without defects. Although naturally occurred
TMDs crystals are relatively low lattice defects, the commercially grown TMDs monolayer
TMDs crystals have abundant crystal defects.59 The lattice defects form scattering centers for
charge carriers and scatter the accelerated charge on the channel. Lattice defects also promote the
foreign materials to add and form scattering centers for accelerated charge particles.
(c) Coulomb scattering.
It is common to introduce charge impurities during the fabrication process of 2D
materials since it is in contact with other materials like PDMS, PC, PMMA and many other
chemicals in the process of making devices. Moreover, the substrate itself introduces trap
charges between 2D materials channel and substrate. The substrate surface and 2D materials may
trap the water, air bubble and other foreign materials as a source of charge impurities. Due to the
Coulomb force between the charge carriers and random charge impurities which are located
within the layered TMDs & on its surface causes the Coulomb scattering. Coulomb scattering is
also caused due to charge impurities and charge traps at the interface between TMDs &
substrate. The polar molecules on the surface of the substrate set up electric field around it which
creates additional Coulomb scattering of charge carriers along TMDs channel. It has dominant
effect at relatively low temperatures at which the phonon scattering is insignificant.60,

61
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dielectric materials play an important role to modify the effect of coulomb scattering due to
charge impurities. Non-polar dielectric having inert and smooth surface is an ideal material to
decrease the Coulomb scattering. Argument of dielectric screening of Coulomb scattering on
charge impurities is recently introduced for MoS2 transistor by using gate dielectric material
having high dielectric constant.2 The coulomb scattering from the interface of substrate and
TMDs channel and coulomb scattering introduced from substrate is crucial for thin layer of
TMDs channel. Recently more severe scattering from charge impurities on single layer MoS2
channel is reported from the study thickness dependence coulomb scattering.61
(d) Surface roughness scattering.
Different substrate has different roughness depending upon its atomic arrangement on the
surface, surface growth quality etc. It is important to consider the effects of smoothness of the
substrate to study the channel properties of ultrathin 2D materials in back gate configuration. The
charge carriers, which are concentrated close to the substrate due to the applied back gate, are
scatter from the surface of the substrate. Rougher surface enhances the charge carriers scattering
from the surface. The roughness of the substrate and the sample surface roughness as ripples can
play important role for mobility deterioration of charge carriers in 2D materials as well as its
transport properties.62
(e) Surface interfacial phonon scattering
Surface phonons are particular lattice vibration modes associated with vibration of
molecules/atoms of substrate surface. Surface phonons on the surface of the substrate can couple
with charge carriers through TMD channel and affect the electrical and optical properties of
devices. Since the thickness of 2D TMDs is atomically thin, the effect of surface polar phonon
scattering is also significant. The polar molecules on the surface of the polar substrate (as SiO2)
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create electric field as shown in Fig. 1.3.1. The charge carriers inside this field can be scattered
by the polar phonons.54 The effects of surface phonon can be investigated by using different
dielectric materials having various surface phonon energies like SiO2, PMMA, Al2O3, hBN,
HfO2, TiO2, Ta2O5.

Fig. 1.4.1 Schematic diagram of electric field developed in the vicinity of polar substrate surface
Substrate dielectric has great influence to determine the transport properties of TMDs
channel. So it is better to distinguish the charge carriers scattering factors in terms surface induce
and channel induce. Scattering mechanisms are classified into two categories in terms of the
scattering factors from channel and substrate.
Scattering mechanisms from the channel materials
•

Optical phonons scattering due to intrinsic phonon

•

Acoustic phonons scattering due to intrinsic phonon

•

Scattering due to structural defects in the channel material

•

Coulomb scattering due to impurities in the channel

Scattering mechanisms from the channel materials
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•

Coulomb scattering due to charged impurities at the interfaces/substrate

•

Phonon scattering due to remote surface optical phonons

•

Roughness scattering due to interface roughness
Substrate plays crucial role to deviate from intrinsic properties of the channel material. So

it is worth to study the details of different scattering mechanism caused by substrate.
Besides these factors, the schottky barrier height plays important role to deteriorate the
extrinsic mobility of the charge carriers. The extent of effect to the mobility of charge carrier by
these mechanisms is also influenced by other factors like temperature, dielectric environment,
effective mass of charge carrier, electronic band structure, thickness of the layer, charge carrier
density.1
One of the most promising applications of thin 2D materials is field effect transistor
(FET). The most desirable features of FETs are high carrier mobility, high ON-OFF current
ratio, presence of both electron and hole conduction, high optical transparency, thermal &
chemical stability, and mechanical flexibility.63 The 2D layered materials might be best
candidates for the FETs in order to meet these requirements.
Low resistance contacts and substrate effects are critical to investigating the channel
properties of ultrathin 2D materials. Also we are using the four-wire method which demands low
contact resistance for the validity of measurements. Choice of different substrate helps to reveal
the substrate effects on channel of ultrathin 2D materials.
In my study, I mainly focus on the study of substrate effects, dielectric environment
effects, contact effects and thickness dependence on electrical transport properties of ultrathin
TMDs FET and dielectric integration of 2D materials. I focus on 2D materials MoS2, MoSe2,
Black Phosphorus as channel materials with different types of dielectric combinations of SiO2,
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OTMS SAM modified SiO2, Al2O3, hBN, parylene-C and other dielectric synthesis from 2D
layer structure to study the substrate effects, dielectric environment effects and thickness
dependence on electrical transport properties of ultrathin TMDs FET. For the contact effect
study, I chose 2D materials MoS2, MoSe2, WSe2 as channel materials and their p (n) doping as
2D contact materials.
1.5 DIELECTRIC INTEGRATION
Dielectric is extremely crucial for 2D semiconductor. Both scientific and technological
issues like the choice of dielectric material, their deposition, their structural and metallurgical
behavior, atomic diffusion, interface structure and reactions, their electronic structure, bonding,
band offsets, electronic defects, charge trapping and conduction mechanisms, mobility
degradation and flat band voltage shifts are the essentials factors to consider for selecting the
appropriate dielectric. Vacancy state in dielectric is the dominant electron traps which directly
and indirectly responsible for external scattering of charge carriers in 2D semiconductor channel.
A systematic consideration of the required properties of gate dielectrics indicates that the key
guidelines for selecting an alternative gate dielectric are permittivity, interface quality, interface
properties, band gap, and band alignment to 2D semiconductor, thermodynamic stability, film
morphology, compatibility with the current or expected materials to be used in processing for
complementary metal oxide semiconductor (CMOS) devices, process compatibility, reliability,
and maintenance of a high charge carriers mobility in the channel and minimization of electrical
defects in the film/interface. Few layer 2D materials have extremely sensitive large area. The
charge impurities introduce on the surface at the dielectric interfaces causes coulomb scattering
which significantly degrades the transport properties especially carriers mobility. The ambient
exposure of the 2D materials surface shows completely different transport mechanism and also
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causes surface chemical degradation. Defects in crystal like grain boundaries and point defects
severely change the properties of the 2D materials devices. Numerous challenges exist for 2D
materials that prevent large-scale integration into its applications.
On the other hand, a practical transistor channel material should have high charge carrier
mobility, reasonable band-gap, and low subthreshold swing (SS) to compete with
complementary metal oxide semiconductor. High charge carrier mobility is needed for high
speed operation of transistor with high on current. In the meantime, it should have reasonable
band-gap to get a very low current at off state. In addition, lower subthreshold swing is
extremely desirable for much needed electrostatic control of transistor. Moreover, the size of the
transistor should be very small for the fast growing industrial market.
If the size of the transistor is decreased, then the encroachment of electric field lines from
drain/source causes the undesirable distribution of electric fields on channel by competing the
available depletion charge. This attributes the decrease on/off ratio (increase off current) and
subthreshold swing degradation (reduce the electrical control) called short channel effect. In this
case, the electric field in the channel can be modeled using the Poisson distribution.64
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The solution of the Poisson equation gives characteristics length called natural length λ,
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Where κch and κox are dielectric constants of the channel and the dielectric oxide, tch and tox are
the thicknesses of the semiconducting channel and the oxide, N is the effective gate number.
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Natural length represents the penetration distance of the electric field lines from the drain/source
in the channel of the device. It also represents the amount of control the drain/source region has
on the depletion region, as both the gate and the drain compete for that control. So it gives a
measure of the short-channel effect of the device structure. A device can be considered free of
short-channel effects if the gate is at least six (5-10) times longer than λ.
As transistors have decreased in size, the thickness of gate dielectric has steadily
decreased to increase the gate capacitance and thereby drive current, raising device performance
by high degree of electrical control. But the decrease of gate dielectric thickness sets lower
natural length which significantly increases the subthreshold swing as well as significantly
degrades the electrical control over device. The implementation of high-κ gate dielectrics is one
of strategy to overcome the problems. Using high-κ gate dielectrics gives higher natural length
and helps to reduce the short channel effect. In addition gate dielectric with a high-κ material
allow increased gate capacitance without the associated leakage effects and improve the fieldeffect charge carriers mobility of the channel by reducing Coulomb scattering.11
Besides these factors, we have to consider the surface optical phonon energy of the
dielectric materials. The surface phonons can interact with charge carriers in the channel and
cause severe remote surface phonon scattering. This external scattering significantly degrades the
transport properties of the 2D semiconductor channel and reduces the charge carrier mobility.
Selection of dielectric materials having high phonon excitation energy is the safest solution to
reduce the surface phonon scattering.
1.6 SCOPE OF THE DISSERTATION
This dissertation focuses on fundamental properties of layered semiconductors,
particularly, effects of dielectric properties, extrinsic impurities, and ambient absorbates on the
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transport properties of ultrathin layered semiconductors. Chapter 2 introduces the working
principles of the major characterization tools and techniques used throughout this research. To
reveal the detailed extrinsic and intrinsic scattering mechanisms in MoS2, we have fabricated
MoS2FETs on a wide range of substrates with different dielectric and surface properties and
carried out variable temperature measurements in four-wire and Hall bar configuration as
presented in chapter 3. In chapter 4, we present the structural characterization MoSe2 crystal,
FET device fabrication and detailed transport properties of MoSe2. Chapter 5 introduces a novel
2D/2D vertical ven der Waals assembly method to achieve low-resistance ohmic contacts for
TMD electronic devices. Chapter 6 reports the fundamental properties of black phosphorus (BP),
which has drastically different band gap size and charge neutrality level than TMDs. Finally,
chapter 7 includes the fabrication process for integration of high- k dielectric to TMDs based
FETs and devices electrical characterizations.
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CHAPTER 2 MAJOR EXPERIMENTAL TECHNIQUES
2.1 OPTICAL MICROSCOPE
An optical microscope uses visible light to magnify objects for observation. It uses a
small and spherical objective lens which has a shorter focal length and another longer focal
length lens called eyepiece. Object is placed near to objective lens and observes through
eyepiece. The microscope brings an object’s image into focus at a close distance within the tube
by objective lens and eyepiece magnifies the image. Aside from a light source, a microscope also
has a condenser which focuses light from the source to a small, bright spot of the specimen. It
has fixed eyepieces and interchangeable objective lenses with different magnification. It can
magnify incredibly small areas or object when the objective lenses are changed from flat with
low magnification lenses to rounder with high magnification ones. The image quality seen by
using an optical microscope is assessed based on brightness, resolution and contrast.
Optical microscope shows different contrast for different thickness 2D materials. The
TMDs flake and other 2D flakes transfer on the substrate is observed under optical microscope to
identify rough thickness of the better flakes. The optical microscope is used to estimate the
thickness and identify the cleanness and uniformity of the sample.
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Fig.2.1.1 Optical microscope
2.2 ATOMIC FORCE MICROSCOPE (AFM)
AFM is a kind of scanning probe microscope. A sharp probe called tip is moved close to
the surface of sample under study in non-contact mode. The tip is connected to a cantilever. The
tip scans across the sample surface and comes into force of interactions. As the cantilever is
displaced by its interactions with the surface, the reflection of the laser beam will be displaced on
the surface of the photodiode and the image is constructed. The surface topography is fully
determined by the interacting forces during scan. AFM can measure a roughness of a sample
surface, help to determine shape & the dimensions of sample, identify atoms at a surface,
evaluate an interaction between a specific atom and its neighboring atoms, distinguish change in
physical properties arisen from a change in an atomic arrangement through the atomic
manipulation, help to distinguish cancer cells and normal cells based on a hardness of cells,
evaluate an interaction between a specific cell and its neighboring cells in a competitive culture
system.
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The identified better sample flakes under optical microscope is characterized by noncontact mode XE-70 atomic force microscope (AFM). The surface topography of AFM image is
analyses to determine the dimensions (length, width, thickness etc.), surface cleanness and
surface roughness of the identified sample. XEI image processing software is used to process the
AFM image. The surface smoothness is compare by root mean square value of PSD.

(a)

(b)

(c)

r

Fig.2.2.1 Atomic force microscope (Park Systems XE-70) (a) software system (b) the optical
microscope and X-Y scanner as the main body(c) block diagram of AFM
2.3 SCANNING ELECTRON MICROSCOPE (SEM)
Although photo lithography is widely used in semiconductor industry, there are several
other lithography methods developed in the past few decades such as X-ray lithography, electron
beam lithography and ion beam lithography. E-beam lithography seems to provide appropriate
way using electron as a source for making smaller feature size regarding feasibility and
resolution since the diffraction limit has been an issue for photo lithography in current
semiconductor technology in small feature size. Although slow speed and little costly are the
drawbacks for e-beam lithography system, it has already been commonly used in semiconductor
industry for patterning a smaller feature size.
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In a SEM, a highly focused beam of electrons emitting from an electron gun is travel
through a vacuum and are guided by electromagnetic lenses. The electrons beam hit the substrate
surface coated by polymer and interact with it to break its bond. The polymer area which is
interacted with electrons beam is easily soluble in organic solvent. We used Hitachi S-2400 SEM
system with 25 kV maximum accelerating voltage to write the lithography patterns.
The selected better flake image is transferred to nano patterning generation system
(NPGS) sketch and draws the desire electrodes as needed for different measurements
configuration. Two layers of Polymethyl methacrylate (PMMA) polymer is coated on the
substrate having sample and hit the collimated electrons beam to the specific area with specific
design electrodes. In this work, we used Polymethyl methacrylate (PMMA) having two different
molecular weight (PMMA 495-A4, PMMA 950-A2) as a positive resist and hydrogen
silsesquioxane (HSQ) as negative resists for e-beam lithography. Then the substrate is dipped in
MIBK/MEK solution (if PMMA as a resist) or CD-26 (if HSQ as a resist) to dissolve and open
the specific design electrodes area PMMA polymer. The e-beam patterned substrate is coated by
metal and defines metal electrodes to connect the measurement system.

Fig.2.3.1 Scanning electron microscope (SEM) (Hitachi S-2400) set up for e-beam lithography.

24

Fig.2.3.2 The schematic diagrams show the integrated processes with electron beam lithography
and metal deposition, BJD 1800 e-beam metal evaporator
In terms of response to the electrons, polymers used in e-beam lithography are divided
into two types, positive and negative. Positive resists are easily removed in the solvent on the ebeam exposed areas due to broken cross link polymer by e-beam like polymethyl methacrylate
(PMMA) which is the most commonly used polymer for e-beam lithography. Negative resists do
not dissolve in the solvent on the e-beam exposed area. Negative resist like hydrogen
silsesquioxane (HSQ) is sometimes used for the protective mask of written electrodes.
2.4 BJD 1800 e-BEAM METAL EVAPORATOR
BJD-1800 metal evaporator is used to evaporate the metals to tailor the electrodes. The
electrodes defined device is adjusted horizontally on BJD chamber and pumps it down to
pressure about ~10-6torr and deposit metal electrodes with sufficient slow deposition rate. The
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metal deposition is done by evaporating the metal normal to the substrate without rotation for
easy lift off. E-beam with proper frequency and current to hit the targets metals (contained in
crucible) and get the metal evaporated to deposited on the target areas.

Fig.2.4.1 BJD 1800 e-beam metal evaporator
2.5 ULVAC MILA-5000 ANNEALING TOOL
The residue introduces during the fabrication process is crucial to alter the transport
properties of 2D channel materials. We use different organic polymer like PMMA, PDMS, PC
during fabrication process as well as blue tape for mechanical exfoliation of the sample. The
substrate and sample may absorb moister and air during fabrication process timeline which
depends upon humidity of the lab along with time to fabricate devices. To remove the organic
residues, moister absorbed and other residues during the sample/device fabrication process,
annealing is done in high vacuum. Bare Si/SiO2 substrate was annealed at 600°C for 10 minutes
with ramping up and ramping down time 10 minutes to reach the desired temperature. The
substrate with 2D materials flakes and devices was annealed at lower temperature (250°C for 30
minutes) to minimize the thermal treatment effects in 2D materials.
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We adopted multiple transfer steps to stack the 2D materials for complex device
structure. Every step in the transfer process is crucial which can easily introduce impurities from
PDMS stamp and form wrinkles during transfer process. To remove impurities and wrinkles
during transfer process, the substrate was annealed at 400°C for 30 minutes in every steps of
transfer. The substrate was annealed at 250°C for 30 minutes after transfer of TMDs flakes to
minimize the thermal defects in TMDs channel. Non-contact mode AFM was used to determine
dimensions and cleanness of the sample. Transport properties of the FET devices were measured
by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station
under high vacuum (~ 1×10-6Torr) and in a Physical Property Measurement System (PPMS)
from Quantum Design.

Fig.2.5.1 Ulvac mila-5000 annealing tool
2.6 KEITHLEY 4200 SEMICONDUCTOR PARAMETER ANALYSER
The device after defined Ti/Au electrodes is kept in Lakeshore cryogenic probe station
chamber and pumps it overnight to reach the pressure down to ~1x10-6torr. The Keithley 4200

27

parameter analyzer is used to characterize its electrical properties at different temperatures
varying from 77K to 300K by using liquid nitrogen.

Fig.2.6.1 The cryogenic probe station, its top inner view and Keithley 4200 semiconductor
parameter analyzer
2.7 PHYSICAL PROPERTY MEASUREMENT SYSTEM
The PPMS is used to measure transport properties of our sample in magnet field at room
temperature down to cryogenic temperatures. The Quantum Design PPMS (Model 6000) used
for characterizing our field effect transistors have the following specifications:
1. Magnetic Field Range: -9T to +9T
2. Temperature Range: 1.8-400 K
3. AC Frequency Range: 10 Hz to 10 kHz
4. AC Field Amplitude Range: 2 mOe to 15 Oe
5. Sensitivity of DC magnetization measurements: 2.5 x 10-5 emu
6. Sensitivity of AC susceptibility measurements: 2 x 10-8 emu
The physical property measurement system by quantum design is used to measure device
transport properties at different temperature ranging from 4K to 300K in a helium cryogenic
system. Magnetic field is applied in Hall bar configuration to perform Hall measurements for our
Hall bar devices.
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Fig.2.7.1 Physical Property Measurement System (PPMS) and Keithley 4200 semiconductor
parameter analyzer
2.8 LCR METER
We used HP 4284A precision LCR meter for our measurements. HP 4284A precision
LCR meter measures two components of the complex parameters at the same time of a
measurement cycle. The primary measurement parameters are: absolute value of impedance (|Z|),
absolute value of admittance (|Y|), inductance (L), capacitance (C), resistance (R), conductance
(G) and the secondary measurement parameters are: dissipation factor (D), quality factor (Q),
equivalent series resistance (RS), equivalent parallel resistance (RP), reactance (X), susceptance
(B), phase angle (θ).
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The HP 4284A precision LCR meter is used to measure the capacitance of the dielectric
used to fabricate devices. It has frequency range from 20 Hz to 1 MHz with different mode of
measurements. MIM junction is designed by sandwiching dielectric between two metal
electrodes. Capacitance is measured with sweeping the bias voltage at different frequencies level
by applying low AC system voltage (50 mV to 100mV). The capacitance is measured in Cp:D
configuration to minimize the parasitic capacitance effects. To measure the capacitance more
precisely, the recorded measure value is set at least average of 8 consecutive measurements.

Fig.2.8.1 Alignment 4284A precision LCR meter
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CHAPTER 3 STUDY OF INTRINSIC AND SUBSTRATE DEPENDENCE TRANSPOR
TPROPERTIES OF MoS2 FIELD EFFECT TRANSISTOR
3.1 INTRODUCTION
Two dimensional (2D) layered crystals have become one of the most attractive materials
for future electronics and optoelectronics due to their unique properties. Graphene has shown
extremely high charge-carrier mobility, optical transparency, and broadband absorption.65-69
However, a zero band gap in grapheme limits its potential in digital and optical applications.70, 71
Monolayer and multilayer metal dichalcogenides (TMDs) such asMoS2, MoSe2, WSe2 and WS2
have exhibited desirable "graphene like" properties including a reasonably high carrier mobility,
mechanical flexibility, chemical and thermal stability.5-19 Moreover, unlike grapheme they offer
the advantage of a substantial band gap, which is needed for digital electronic applications. In
addition, pristine surfaces of TMDs are free of dangling bonds, which reduces surface roughness
scattering and interface traps. The properties of TMDs have made them stand out as twodimensional materials beyond graphene for electronic and optoelectronic applications. As one of
the most studied members of the TMD family, MoS2 FETs have demonstrated promising device
characteristics including a high ON/OFF ratio of >108 and a nearly ideal low subthreshold swing
(SS) of ~ 70mV/dec.3, 9
In order to optimize the performance of MoS2 FETs for electronic applications, it is
essential to understand the dominant intrinsic and extrinsic scattering mechanisms that limit the
carrier mobility, especially at room-temperature. However, the electron mobilities of monolayer
and multilayer MoS2 devices reported so far by multiple groups vary widely. Experimentally
observed room-temperature mobility values of monolayer MoS2 has been reported vary from less
than 1 to ~ 80 cm2V-1s-1,7, 11, 12, 14, 72-74 which are significantly below than the theoretical limit of
~410 cm2V-1s-1 when only the intrinsic phonon scattering is considered.58 On the other hand,
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multilayer MoS2 devices have showed generally higher mobility values, depending on both their
thicknesses and the substrate/dielectric used. While reported mobility values of multilayer MoS2
transistors on conventional SiO2 substrates are typically from less than 1 to ~ 60 cm2V-1s-1 13, 73,
75, 76

, relatively high mobility values up to ~ 180 cm2V-1s-1 and ~ 480 cm2V-1s-1 were also reported

for multilayer MoS2 on SiO2 and PMMA substrates, respectively.

77, 78

The large variation of

experimentally observed MoS2 mobilities strongly suggests that they were likely limited by
extrinsic scattering mechanisms which may originate from MoS2 channel such as sulfur
vacancies, structural defects and native impurities as well as from the extrinsic environment such
as the charged impurities and charge traps in the substrate and at the channel/substrate interface,
substrate surface roughness, and substrate remote surface optical phonons. Hexagonal boron
nitride (h-BN) is expected to be an ideal substrate material for minimizing the external
scatterings because it has ultraclean and atomically flat surfaces without dangling bonds, free of
charged impurities and charge traps, has a high optical phonon energy (~ 150 meV) that reduces
phonon population at high temperature and minimizes surface phonon scattering at room
temperature.79 Record high Hall mobility over 30,000 cm2/Vs has been reported on h-BN
encapsulated few-layer MoS2 at cryogenic temperatures recently, but the room temperature Hall
mobility of the h-BN encapsulated MoS2 devices did not show any obvious improvement over
previously reported MoS2 devices on SiO2, Al2O3 and PMMA in spite of their extremely high
mobilities at low temperatures.80So the open questions at present are: what is the intrinsic limit of
mobility in MoS2 FETs and to what extent the mobility is affected by the extrinsic factors.
So we study systematically MoS2 intrinsic band mobility as a function of MoS2 channel
thickness, carrier density and temperature on four different types of substrates with varying
dielectric constants, surface roughness, charged impurities and charge traps, surface chemistry

32

and surface polar optical phonon energy. In addition to commonly used SiO2 and ultraclean hBN substrates, we also chose SiO2 modified by octadecyltrimethoxysilane (OTMS) selfassembled monolayer (SAMs), Al2O3 to study the substrate effects on transport properties of
MoS2 channel. OTMS modified SiO2 substrate has been demonstrated to enhance the mobility in
graphene devices in comparison withSiO2substrate, which was attributed to the effective
isolation of the graphene channel from the charged impurities at the SiO2 surface by closely
packed inert alkyl chains in the OTMS SAMs.52 Al2O3 is a widely used high-κ dielectric material
that is expected to more effectively screen charge impurities than SiO2, and yet its lowest optical
photon energy of 87 meV is higher than that of SiO2 (~ 60 meV), which is expected to reduce
surface phonon scattering.81On the other hand, hexagonal boron nitride (h-BN) is expected to
have superior properties for minimizing the external scatterings because it has ultraclean and
atomically flat surfaces without dangling bonds, is free of charged impurities and charge traps,
and has a high optical phonon energy (~ 150 meV).79 Table 3.1.1 is a survey of mobility of
MoS2with different thicknesses reported in the literature by using different contact materials and
different dielectric in back gate and top gate configurations at room temperature. The field effect
mobility values of electrons vary from below 1 cm2V-1 s-1 to over 200cm2V-1 s-1 on SiO2
substrate and up to 470 cm2V-1 s-1 on PMMA.A close examination of the reported field-effect
mobility and the Hall mobility reveals that the variation of former is significantly wider than the
latter. The Hall mobility falls into a reasonably narrow range with weak dependences on the
number of MoS2 layers and contact materials. The fundamental question that arises is: what is
the cause of the variations?

Contact
Au
Ti

Thickness
1L
1L

Dielectric
TG:Al2O3
TE:Si3N4

µ at RT
(cm2V-1 s-1) Reference
80
X. Duan et. al. (Nat. Nanotechnol., 2014)
71.8
D. J. Late et. al. (ACS Nano, 2012)
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Au
Au

1L
1L

BG:SiO2
BG:SiO2

64
59

V. K. Sangwan et. al. (Nano Lett., 2013)
D. Lembke et. al. (Nanoscale, 2015)
B. W. H. Baugher et. al. (Nano Lett.,
2013)
J. Kang et. al. (Appl. Phys. Lett., 2014)
G.-H. Lee et. al. (ACS Nano, 2013)
G.-H. Lee et. al. (ACS Nano, 2013)

Ti
Mo
Ti
Ti

1L
1L
1L
1L

BG:SiO2
BG:Al2O3
BG:SiO2
BG:BN

20 (Hall)
11 - 13
0.5
7.6 - 12

Au
Ti
Cr
Cr
Cr
Cr

1L
1L
1L
1L
1L
1L

BG:SiO2
BG:BN
BG:SiO2
Suspended
BG:SiO2
Suspended

1
10
1.1 - 10
0.9
0.1
0.05

Ti
Ti
Au

2L
2L
2L

BG:SiO2
BG:SiO2
BG:SiO2

Gr

1-6L

BG:BN

Au
Ti
Ti
Mo
Au
Ti
Ti
Au
1T
Au
1T
Sc
Au
Ti
Ti

2L
2L
2L
2L
2L
2L
2L
2-3L
2-3L
2-3L
2-3L
2-3L
3L
3L
3L

TG:Al2O3
BG:SiO2
BG:BN
BG:Al2O3
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
TG:HfO2
TG:HfO2
BG:SiO2
TG:IG
BG:SiO2
BG:BN

80 (Hall)
35
33
40
–
120(Hall)
X. Cui et.al. (Nat. Nanotechnol., 2014)
X. Duan et. al. (Nat. Nanotechnol.,
27
2014)
7
G.-H. Lee et. al. (ACS Nano, 2013)
24
G.-H. Lee et. al. (ACS Nano, 2013)
11 - 14
J. Kang et. al. (Appl. Phys. Lett., 2014)
3.5
M. Y. Chan et. al. (Nanoscale,2013)
4
H. Qiu et. al. (Appl. Phys.Lett., 2012)
0.12
H. Qiu et. al. (Appl. Phys.Lett., 2012)
19
R. Kappera et. al. (Nat. Mater., 2014)
46
R. Kappera et. al. (Nat. Mater., 2014)
3.5
R. Kappera et. al. (Nat. Mater., 2014)
12.5
R. Kappera et. al. (Nat. Mater., 2014)
26
S. Das et. al. (Nano Lett., 2013)
65 - 95
L. Chu et. al. (Sci. Rep., 2014)
9
G.-H. Lee et. al. (ACS Nano, 2013)
45
G.-H. Lee et. al. (ACS Nano, 2013)

Au
Ni
Permallo
y
Ni
Au
Cr

3L
3L

BG:SiO2
TG:ZrO2

36
25

D. Lembke et. al. (Nanoscale, 2015)
H. Fang et. al. (Nano Lett., 2013)

3L
3L
3L
3-5L

BG:SiO2
TG:IG
TG:Al2O3
TG:Y2O3/HfO

27
12
10
47.7

W. Wang et. al. (Sci.Rep., 2014)
J. Pu et. al. (Nano Lett., 2012)
X. Duan et. al. (Nat. Nanotechnol., 2014)
X. Zou et. al. (Adv. Mater., 2014)

M. Y. Chan et. al. (Nanoscale,2013)
M. Y. Chan et. al. (Nanoscale,2013)
D. J. Late et. al. (ACS Nano, 2012)
T. Jin et. al. (J. Appl. Phys.,2013)
T. Jin et. al. (J. Appl. Phys.,2013)
A. R. Klots et. al. (Sci. Rep.,2014)
B. W. H. Baugher et. al. (Nano Lett.,
2013)
Y. Guo et. al. (ACS Nano, 2014)
D. Lembke et. al. (Nanoscale, 2015)
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2

Ti
Mo
Ti
Ti
Au
Ti
Au
Ni or Au
Ni
Ti
Sc
Ti
Ni
Pt
BLG
Ti
Ti
Cr
Cr

4L
5L
5L
5L
6L
6L
7L
7L
5-6L
8nm
10nm
10nm
10nm
10nm
10nm
11nm
11nm
1-17nm
1-17nm

BG:SiO2
BG:Al2O3
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
BG:SiO2
TG:BN
BG:SiO2
TG:Al2O3
Suspended
Suspended

5
25-26
15
5
49
42
75
28
24
40
184
125
36
21
26 - 33
8.4
9.8
0.01 - 46
0.5 - 105

Ti

12nm

BG:SiO2

150

Ti
Co
1nm TiO2
Ti
Ti

12nm
13nm
13nm
50nm
15-19nm

BG:SiO2
BG:SiO2
BG:SiO2
BG:PMMA
BG:SiO2

91
12
76
470
30-60

G.-H. Lee et. al. (ACS Nano, 2013)
J. Kang et. al. (Appl. Phys. Lett., 2014)
G.-H. Lee et. al. (ACS Nano, 2013)
M. M. Perera et. al. (ACS Nano, 2013)
Y. Guo et. al. (ACS Nano, 2014)
Y. Guo et. al. (ACS Nano, 2014)
M. M. Perera et. al. (ACS Nano, 2013)
H. Liu et. al. (ACS Nano, 2012)
A. T. Neal et. al. (ACS Nano, 2013)
M. M. Perera et. al. (ACS Nano, 2013)
S. Das et. al. (Nano Lett., 2013)
S. Das et. al. (Nano Lett., 2013)
S. Das et. al. (Nano Lett., 2013)
S. Das et. al. (Nano Lett., 2013)
T. Roy et. al. (ACS Nano, 2014)
J. Na et. al. (Nanoscale, 2014)
J. Na et. al. (Nanoscale, 2014)
F. Wang et. al. (Nanotechnology,2015)
F. Wang et. al. (Nanotechnology,2015)
N. R. Pradhan et. al. (Appl. Phys.
Lett.,2013)
N. R. Pradhan et. al. (Appl. Phys.
Lett.,2013)
A. Dankert et. al. (ACS Nano, 2014)
A. Dankert et. al. (ACS Nano, 2014)
W. Bao et. al. (Appl. Phys. Lett., 2013)
W. Bao et. al. (Appl. Phys. Lett., 2013)

Table 3.1.1 A survey of mobilities of different thickness MoS2 reported in literature by using
different contact materials and different dielectric in back gate and top gate configurations.
Permalloy is a soft magnetic alloy of nickel (80%) and iron (20%).
3.2 EXPERIMENTAL DETAILS
Thin MoS2 flakes were produced from the MoS2 bulk crystal supplied by SPI by a repeated
splitting of bulk crystals using a mechanical cleavage method using adhesive blue tape and
subsequently transferred to four different types of pre-cleaned substrates: SiO2, SiO2 modified by
OTMS SAM, Al2O3 and h-BN. The transfer techniques on different substrates are as described
below:
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3.2.1 TRANSFER MoS2 THIN FLAKES ON SiO2 SUBSTRATE
Thin MoS2 flakes were produced by a repeated splitting of bulk crystals using a
mechanical cleavage method on adhesive tape. Conventional Si/SiO2 substrate with 290 nm
thermally grown SiO2 layer on degenerately doped Si was cleaned by sonication in acetone and
isoproponal (IPA). Plasma treatment and UV treatment were done to further clean the surface of
the substrates. Thin flakes of MoS2 produced by repeated slitting were transferred from adhesive
tape to the pre-cleaned Si/SiO2 substrates. Optical microscopy was used to identify thin MoS2
flakes below 15 nm of thickness range on Si/SiO2 substrate, which were further characterized by
non-contact mode atomic force microscope (AFM).
3.2.2 TRANSFER MoS2 THIN FLAKES ON SiO2 SUBSTRATE MODIFIED BY OTMS
SAM
A highly p-doped silicon substrate with 290 nm of thermally grown SiO2 was clean by
sonication in acetone and isoproponal (IPA) and treated by oxygen plasma for 10 min to enhance
hydrophilicity. A 3mM octadecyltrimethoxysilane (OTMS) (supplied by Sigma– Aldrich)
solution in trichloroethylene (TCE) was drop-casted on the entire substrate and allowed to
assemble for 10s.The substrate was spun at 3000 rpm for 10 s to cover entire surface by OTMS
and rested 10 seconds to dry the OTMS coated surface. The substrate was bath in ammonia
(NH3) vapor at room temperature overnight by keeping inside the well covered beaker containing
NH4OH separately in the small open vessel inside the beaker. Finally, the substrate was rinsed
with de-ionized (DI) water and sonicated in toluene about 5 minutes. The OTMS forms selfassemble monolayer (SAM) on the SiO2 surface which can be tested by the hydrophobic
behavior of the surface. The thin layer of SAM is expected to be its thickness less than a
nanometer. Thin flakes of MoS2 were prepared on the scotch tape by mechanical cleavage
method from its bulk crystal and transferred to the substrate modified by the OTMS SAM. The
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substrate was observed under optical microscope to find thin MoS2 flakes and non-contact mode
atomic force microscope (AFM) was used to characterize them.
3.2.3 TRANSFER MoS2 THIN FLAKES ON Al2O3 SUBSTRATE
A highly p-doped silicon substrate with 290 nm of thermally grown SiO2 was clean by
acetone and isoproponal (IPA) and treated by oxygen plasma for 10 min. A 60 nm of Al2O3 was
deposited on the Si/SiO2 substrate by chemical vapor deposition (CVD) method. The Si/SiO2
substrate with Al2O3 capping layer was introduced into scotch tape having thin flakes of MoS2
and transferred thin flakes on it. Optical microscopy and atomic force microscopy were used to
identify the thin MoS2 flakes and further characterized them.
3.2.4 TRANSFER MoS2 THIN FLAKES ON h-BN SUBSTRATE
Thin h-BN flakes were produced by a repeated splitting of bulk crystals using a
mechanical cleavage method on adhesive tape. Large, thin (~7 - 40 nm)and smooth surface h-BN
was transferred on pre-cleaned Si/SiO2 substrate. The h-BN flake surface was characterized by
non contact mode AFM to ensure it is ultraclean and smooth. Poly-dimethylsiloxane (PDMS) gel
was spin casted on silicon wafer at 400rpm for 30sec and kept on hot plate at 80 ̊C until 30
minutes and allowed to cool it down. The PDMS layer was cut it small pieces and gently
transferred to scotch tape having thin flakes of MoS2. The PDMS stamp was gently pressed and
transferred to clean glass slide. The glass slide was kept under optical microscope and search for
thin and clean MoS2 flakes. Selected ultraclean and thin MoS2 samples were transferred to the
target ultraclean h-BN flakes by home-built precision transfer stage. Every step in the transfer
process is crucial which can easily introduce impurities from PDMS stamp and form wrinkles
during transfer process. To remove impurities and wrinkles during transfer process, the substrate
was annealed at 400 ̊C for 30 minutes after every transfer steps were done. The substrate was
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annealed at relatively low annealing temperature 250 ̊C for 30 minutes after transfer of MoS2
flakes. The reason to anneal low annealing temperature after transfer MoS2 flakes is to minimize
the possibility of thermal defects in MoS2 channel due to annealing. Non-contact mode AFM
was used to determine dimensions, surface roughness and cleanness of the MoS2sample.To
minimize the influence by subtle variations in the material quality, MoS2 devices on all four
substrates were fabricated from a common MoS2 bulk crystal.
We chose 3 - 14 nm thick MoS2, because multilayer MoS2 offers the advantages of lower
contact resistance and higher drive current than monolayer MoS2 due to its smaller band gap and
higher density of states.82 MoS2 FET devices were fabricated using standard electron beam
lithography and electron beam deposition of 5 nm of Ti and 40 nm of Au. We patterned
additional voltage probes in between drain and source electrodes for four-terminal measurements
to eliminate contact resistance contributions as shown in Fig.3.3.1. To directly measure the
carrier density and Hall mobility, Hall bar devices are also fabricated. Optical images of typical
MoS2 Hall bar devices are shown in Fig.3.3.10. Electrical properties of the devices were
measured by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe
station under high vacuum (~ 1×10-6Torr) and in a Physical Property Measurement System
(PPMS) from Quantum Design. To examine the quality of electrical contacts for lowtemperature electrical measurements, we measured two-probe current-voltage characteristics on
the MoS2 devices at different temperatures and gate voltages.
3.3 RESULTS AND DISCUSSION
Four terminal MoS2 FETs were fabricated on four different substrates as mentioned in
experimental details section 3.2. AFM images of typical MoS2 four probe devices are shown in
Fig.3.3.1.To examine the quality of electrical metal contacts for electrical measurements; we
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measured two-probe current-voltage characteristics on the MoS2 devices at different
temperatures and gate voltages. Fig.3.3.3 and Fig.3.3.4 show typical output characteristics (Ids Vds) for MoS2 FET devices on four different substrates, as mention in figure, measured at room
temperature and 77 K, respectively. The Ids - Vds curves are linear at higher gate voltages (Vbg> 0
V at RT and Vbg> 40 V at 77 K) and the current at a given bias and gate voltages increases with
decreasing temperature indicating nearly Ohmic contacts with negligible Schottky barrier.

Fig.3.3.1 (a) Schematic diagram of MoS2 FET on different dielectric substrates. AFM image of
MoS2 devices on (b) OTMS SAM (c) silicon dioxide (d) aluminum oxide (e) hexagonal boron
nitride
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Fig.3.3.2 AFM image of surface roughness of (a) silicon dioxide (b) OTMS SAM (c) aluminum
oxide (d) hexagonal boron nitride

Fig.3.3.3 Room temperature output characteristics of MoS2 FET on (a) hexagonal boron nitride
(b) aluminum oxide (c) OTMS SAM (d) silicon dioxide
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Fig.3.3.4 Output characteristics of MoS2 FET at 77K on (a) hexagonal boron nitride (b)
aluminum oxide (c) OTMS SAM (d) silicon dioxide
We now turn to exploring the substrate effects on the carrier mobility in few-layer MoS2
FETs. We measure temperature dependence drain source current by sweeping gate voltage and
calculate field-effect mobility from the channel conductivity as a function of gate voltage


measured. Here the channel conductivity is defined asσ =  ×  / , where L and W are the
separation between two voltage probes and sample width respectively; and V

is the measured

longitudinal voltage difference with applied drain source voltage Vds= 50mV.Fig.3.3.6 (a) and
Fig.3.3.5 show typical room-temperature and temperature dependence channel conductivity(σ)
as a function of gate voltage for four representative MoS2 devices fabricated on four different
types of substrates respectively. The back gate dependence conductivity curves shown-type
behavior with two distinct nearly linear regions of different slopes, yielding higher field-effect
mobility in the lower Vbg region than in the higher Vbg region. The field-effect mobility is
calculated using the expression,
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μ#$ = %/&'( × )/ *'(
where Cbg is the geometric back-gate capacitance per unit area of the gate dielectric. The
capacitance for MoS2 devices on bare and OTMS-modified SiO2 substrates is determined to be
1.20 ×10-8 F cm-2 for 290 nm of SiO2 or 1.26×10-8 F cm-2 for285 nm of SiO2 (Cbg = 3.9×ε0/290
nm and the contribution of the OTMS atomic layer is negligible). The back-gate capacitance of
the MoS2 devices on Al2O3 and h-BN substrates is modeled as a dielectric stack consisting of
Al2O3 or h-BN in series with SiO2.
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The gate dependence of room-temperature field-effect

mobility exhibits two common features that are independent of substrate: i) a maximum (peak)
value at intermediate carrier densities (~1- 3×1012 cm-2), and ii) asymptotic approach to a nearly
constant value at high carrier densities (>7×1012 cm-2)as shown Fig.3.3.6 (b). To eliminate the
possibility of random sample-to-sample variations and further investigate the thickness
dependence of the mobility, we systematically measured multiple MoS2 devices on SiO2, OTMSmodified SiO2, Al2O3, and h-BN. Saturation values of the field-effect mobility lies between ~ 40
cm2V-1s-1to ~ 60 cm2V-1s-1and peak values of the field-effect mobility fluctuates from ~60 cm2V1 -1

s to over 130 cm2V-1s-1 without clear showing thickness dependence. Although the field-effect

mobility has been widely used to characterize the performance of MoS2 and other TMDs as
channel materials for FETs, it is also recognized that the field-effect mobility may differ
significantly from the true carrier mobility (drift mobility) if the drift mobility changes with
carrier density as,
μ$# = μ + +

μ
+

In order for the four-terminal field-effect mobility to coincide with the true drift mobility,
two conditions need to be met: i) the drift mobility is independent of carrier density, and ii) the
change of carrier density with the gate voltage follows the relation, ∆+ = &'( ∆*'( .
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Fig.3.3.5 Temperature dependence conductivity (e2/h) vs Vbg of MoS2 FET on (a) hexagonal
boron nitride (b) aluminum oxide (c) OTMS SAM (d) silicon dioxide
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Fig.3.3.6 (a) Room temperature (295K) conductivity vs Vbg of MoS2 FET on different substrates
(b) Back gate dependence field effect mobility of MoS2 FET on different substrates at room
temperature
The equations to calculate to Hall mobility:
Transverse resistance  - = * /./
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Hall resistance (-0 =

-
1

Carrier concentration + =
3

Hall mobility µ0 = +2

%

2-0

To more accurately determine the carrier mobility in our MoS2 devices, we compare the
field-effect mobility with the Hall mobility as a function of gate voltage. The Hall mobility µ H is
derived from μ0 =

3

+2

, where σ is the four-terminal conductivity, e is the electron charge, and n

is the sheet carrier density directly extracted from the Hall effect measurement: + =

%

2-0

. The

Hall coefficient 45 is obtained from the magnetic-field dependence of the Hall resistance
-0 =

-
1

; 789 - = * /./ , where :; is the transverse voltage measured along the sample

width direction. Fig. 3.3.11 (b) and (d) displays both the four-terminal field-effect mobility and
Hall mobility as a function of gate voltage measured at different temperature of MoS2 FET on
SiO2 substrate. In contrast to the field-effect mobility, no obvious peak is observed in the gate
dependence of Hall mobility which can be attributed to the reduced carrier localization and
enhanced screening of Coulomb impurities with increasing carrier density with additional remote
optical phonon from SiO2 substrate, consistent with the results of Ye et al. 76 At sufficiently high
carrier densities, the charge carriers are fully delocalized and the potential of charged impurities
is fully screened by the gate induced carriers in the channel, leading to the saturation of Hall
mobility. The discrepancy between the field-effect and Hall mobilities at relatively low gate
voltages can be partially explained by the positive correlation between the Hall mobility and gate
voltage. As a result, the field-effect mobility overestimates the true drift mobility by12,
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μ$# = μ0 + +

μ0
&'( *'(

Interestingly, the field-effect and Hall mobilities quantitatively agree with each other at
high carrier densities. It is worth noting that carrier density determined by the Hall effect may
overestimate the true carrier density by a Hall factor (usually between 1 and 2), and thus may
underestimate the true drift mobility.76 To further verify that the nearly gate-independent Hall
and field-effect mobilities at high carrier densities are indeed the true drift mobility, we plot the
carrier density extracted from the Hall effect measurement as a function of gate voltage in Fig.
3.3.11 (c). Fig. 3.3.11 (c) shows the carrier density linearly depends on the back gate voltage,
∆+ = &'( ∆*'( . The slope in the higher carrier density region corresponds to a Hall capacitance
=>

of <5 = =? B ~1.21 ×10-8 F cm-2, in good agreement with the geometric capacitance Cbg. In
@A

contrast, the slope back gate dependence carrier density at high temperature is deviates from that
slope at lower temperatures. Here, the carrier density dependence of the slope cannot be
explained by the Hall factor. Possible causes of <5 enhancement at high temperature include
thermal activation of charge carriers and reduced localization with increasing carrier density.
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Fig.3.3.7 Back gate dependence field effect mobility of MoS2 FET at different temperatures on
(a) h-BN (b) SiO2 (c) Al2O3 (d) OTMS SAM treated SiO2
To further elucidate the origin of the observed gate dependence of field-effect mobility
and carrier density as well as the scattering mechanisms in the MoS2 channel, we measured the
four-terminal conductivity as a function of gate voltage of MoS2 devices on different substrates
at various temperatures. Fig. 3.3.5 shows the temperature dependence of four-terminal
conductivity as a function of back-gate voltage of MoS2 devices on four different substrates. In
all devices, with increasing electron density we observe a crossover form insulating regime,
where the conductivity increases with increasing temperature, to a metallic regime, where the
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conductivity decreases with temperature. This crossover occurs near the critical conductivity of
e2/h, consistent with previously reported metal-insulator transition (MIT) in MoS2 and other
TMDs.11 In the insulating region, where the Fermi level lies in the localized states below the
mobility edge, the conductivity is largely determined by conducting electrons thermally excited
to the extended states above the mobility edge, which increases exponentially with temperature.
As the Fermi level moves closer to the mobility edge with increasing gate voltage, the thermal
activation barrier decreases, leading to a rapid increase of the density of conducting electrons in
the extended states.

As a result, the density of conducting electrons increases faster than

<CD ∆CD . In conjunction with the gate dependence of the field-effect mobility, this can lead to a
field-effect mobility peak. After the Fermi level is moved above the mobility edge with further
increasing the gate voltage, the conductivity is dominated by the transport of conducting
electrons in the extended states primarily induced by the gate voltage (∆8 = <CD ∆CD ,

EℎBGB<CD = <5 . Consequently, the temperature dependence of conductivity is dominated by
the temperature dependence of electron mobility in the extended states (or conduction band
mobility), leading to band transport or metallic behavior. Therefore, the field-effect mobility of
MoS2 devices in this high density metallic region represents the true drift mobility, while it
overestimates the mobility at lower carrier densities.58
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Fig.3.3.8 (a) Back gate dependence field effect mobility of MoS2 FET on different substrates at
77K (b) Temperature dependence field effect mobility of MoS2 FETs on different substrates
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Fig.3.3.9 (a) Temperature dependence field effect mobility of MoS2 FETs on h-BN before
contamination (black circle) & after contamination (red square) (b) comparison of hysteresis of
MoS2 FETs on different substrates
To further explore the effects of substrate on the carrier mobility and shed light on the
scattering mechanisms limiting the electron mobility of MoS2, we investigate the temperature
dependence of the drift mobility (field-effect mobility at high carrier densities) in MoS2 samples
on all four different types of substrates. Fig. 3.3.8 (a) shows the field-effect mobility as a
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function of gate voltage at 90 K for the MoS2 devices exhibited in Fig.3.3.1. While the peak in
the field-effect mobility as a function of gate voltage for the device on h-BN is preserved, the
field-effect mobility of MoS2 devices on other substrates increases monotonically with gate
voltage at low temperatures. Furthermore, the field-mobility in the high carrier-density plateau
region is nearly twice as large in MoS2 on h-BN than on other three substrates. The lack of a
peak in the gate dependence of field-effect mobility and substantially smaller mobility at high
carrier densities on SiO2 (with or without OTMS modification) and Al2O3 strongly suggests that
these substrates introduce additional disorder that induces carrier localization and degrades
mobility at relatively low carrier densities that are inadequate to screen the potential of charge
impurities. Fig.3.3.8 (b) shows the temperature dependence of drift mobility of representative
MoS2 devices on four different types of substrates. The mobility values of a 5 nm thick MoS2
devices on h-BN follows µ ~ T-γ dependence with γ ≈ 2.4 for the entire temperature range
between 77 and 295 K. This is consistent with the theoretically calculated phonon-limited
mobility in MoS2, which follows µ ~ T-γ dependence where the exponent γ depends on the
dominant phonon scattering mechanism with ~ 2.6 in bulk MoS2 and lower for carriers in
monolayer MoS2.58,
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The exponent γ = 2.4 observed in our MoS2 on h-BN is also in good

agreement with the γ values recently reported on h-BN encapsulated mono- and few-layer MoS2
with graphene contacts, further indicating that the mobility in our MoS2 devices approaches the
phonon-limited mobility.85 In contrast, the field-effect mobility of the MoS2 devices on SiO2
(with and without OTMS) and Al2O3 substrates exhibits a clear downward deviation from the
power-law behavior at low temperature region. At 90 K, the field-effect mobility values of the
devices on SiO2, OTMS modified SiO2 and Al2O3 are 460 cm2V-1s-1, 430 cm2V-1s-1, and 350
cm2V-1s-1, respectively, which are much smaller than the mobility of the MoS2 device on h-BN
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(760 cm2V-1s-1). The significant substrate dependence of carrier mobility observed at low
temperatures indicates that extrinsic scattering mechanisms originating from the substrate or
substrate/channel interface further limit the mobility at low temperatures.
To understand the substrate effects on the mobility of MoS2 at low temperaturs, we
consider various mobility-limiting scattering mechanisms as formulated by Mathiessen's rule,
I%
I%
I%
I%
HI% = HI%
.J + HKL + H&. + HK- + HKMM

IR
Here NOPQ
represents the mobility limited by intrinsic scattering from lattice phonons,

IR
IR
IR
IR
NST
presents mobility limited by structural defects, and NUO
, NSV
and NSWW
represent mobility

limited by extrinsic scattering from Coulomb impurities (CI), the surface roughness (SR), and
the dielectric surface polar optical phonons (SPP), respectively. The intrinsic mobility NOPQ and

mobility limited by structural defects NST are expected to be similar for MoS2 FETs on all

substrates, since all our devices are fabricated from the same MoS2 crystal. We exclude SR as a
main scattering mechanism due to its extremely strong power-law dependence on the sample
thickness (μSV ~Y Z ), which is not observed in our devices.82 Interfacial Coulomb impurities are
expected to play an increasingly important role in determining the mobility of MoS2 devices on
SiO2 substrates as temperature and carrier density decrease. The μUO increases with increasing
carrier density (gate voltage) due to enhanced screening of Coulomb potential, and decreases
with the decreasing distance between charge carriers and CIs. However, the former is expected to
be a stronger effect than the latter because nearly all carriers are already confined within
nanometer range of the MoS2/substrate interface in our MoS2 devices when they are electrically
gated.82 As a result, μUO should increase with increasing carrier density.
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Fig.3.3.10 Hall bar devices, on SiO2, on h-BN and after etching with hall bar on h-BN (to study
the evasive effect of inner gold electrodes)

Fig.3.3.11 Gate dependence four (a) probe conductivity (b) four probe field effect mobility (c)
charge carrier density and (d) hall mobility at different temperatures on SiO2 and hall bar device
on SiO2 (in inset (a)) (e)carrier concentration dependence hall mobility at different temperatures
on SiO2
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Next, we consider the effects of surface roughness scattering on the mobility of our MoS2
devices. Fig.3.3.2 shows AFM topographic images acquired in the vicinity of MoS2 samples on
SiO2, OTMS-modified SiO2, Al2O3 and h-BN, from which the RMS surface roughness is
determined to be 0.31 nm, 0.32 nm, 0.46 nm and 0.14 nm, respectively. The reduced lowtemperature mobility in MoS2 devices on SiO2, OTMS modified SiO2 and Al2O3 may be
partially attributed to the rougher surfaces of these substrates in comparison with atomically
smooth h-BN substrates. In addition to surface roughness scattering, charged impurities present
at the interface between the semiconducting channel and substrate have been widely considered
as the primary cause of low room-temperature mobility in TMD devices.3, 11 Radisavljevicet al.
recently showed significantly improved mobility in monolayer MoS2 devices with a high-κ HfO2
top-gate dielectric, which was attributed to effective damping of Coulomb scattering on charged
impurities.11 The observation of near intrinsic mobility in our MoS2 devices on h-BN suggests
that the h-BN flake not only provide a ultra-smooth and ultraclean channel/substrate interface but
also effectively isolate the channel from the influence of the charged impurities in the SiO2
underneath. On the other hand, although the extremely hydrophobic OTMS on SiO2 surface is
expected to limit water adsorption and suppress charged impurities at the substrate/channel
interface, the extremely thin OTMS monolayer may not be thick enough to substantially reduce
the long-range Coulomb scattering from the charged impurities in the SiO2.61 As a result, the low
temperature mobility of our MoS2 on OTMS modified SiO2 is similar to that on bare SiO2. The
lower mobility of MoS2 on Al2O3 than on h-BN at low-temperatures suggests that high dielectric
constant of Al2O3 (ε = 8-9) is inadequate to effectively screen the Coulomb scattering originating
from the charged impurities in the Al2O3 substrate or at the substrate/channel interfaces. In
addition, the rougher surface of Al2O3 can further reduce the mobility. Therefore, we can safely
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infer that the long-range Coulomb scattering originating from the charged impurities in SiO2 and
Al2O3 along with the short-range surface roughness scattering likely limit the low-temperature
mobility on SiO2 (with and without OTMS modification) and Al2O3 substrates. Assuming that
the mobility on h-BN is not affected by the substrate and surrounding environment, the substrate
limited mobility µ [\C at 90 K is estimated be approximately 1160 cm2V-1s-1, 990 cm2V-1s-1, and
650 cm2V-1s-1 on SiO2, OTMS modified SiO2 and Al2O3 respectively, using Mathiessen's rule:
I%
HI% = HI%
 + H/]'

where µ ^_ is the channel contribution and µ [\C is the contribution from substrate and
environment. At this point our results demonstrate that the scattering mechanisms from nonideal substrates such as SiO2 and Al2O3 limit the mobility of multilayer MoS2 to between several
hundred and 1000 cm2V-1s-1, which is still at least an order of magnitude higher than the intrinsic
phonon limited mobility at room temperature on all substrates. Moreover, the good agreement
between the temperature dependence of the mobility from our MoS2 devices on h-BN and the
theory of phonon-limited mobility in MoS2 further rules out defects and/or native impurities in
the MoS2 as dominant mobility-limiting factors for the temperature range between 77 K and
room temperature. The Hall mobility variation with respect to carrier concentration of MoS2
devices on SiO2 and h-BN substrates shows complete different behavior at all temperatures.
Fig.3.3.11 (e) and Fig.3.3.12 (d) depict the Hall mobility variation with carrier concentration at
different temperature from room temperature down to 100K on SiO2 and h-BN substrates
respectively. The Hall mobility remains almost same or even decreases with decrease of carrier
concentration indicates the charge impurity scattering dominated transport mechanism or
competing effect of remote optical phonon scattering and charge impurity scattering originates
from SiO2 substrate. In contrast, the Hall mobility of MoS2 devices on h-BN increases with
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decrease of carrier concentration shows the intrinsic phonon limited transport since the phonon
population increase with increase of carrier concentration on channel.

Fig.3.3.12 Gate dependence four (a) probe conductivity (b) four probe field effect mobility (c)
charge carrier density at different temperatures on h-BN and hall bar device on h-BN (in inset
(a)) (d) carrier concentration dependence hall mobility at different temperatures on h-BN (e)
temperature dependence hall mobility at different carrier concentrations on h-BN
3.4 SUMMARY
In summary, we demonstrate reliable fabrication process of MoS2 field effect transistor
devices on different substrate by dry transfer technique. The room-temperature drift mobility in
multiplayer MoS2 at high carrier densities is largely limited by optical-phonon scattering and lies
between 40-60 cm2/Vs. The carrier concentration dependence Hall mobility reveals the intrinsic
phonon limited transport mechanism of MoS2 devices on h-BN substrates while competing effect
of coulomb scattering and remote optical phonon scattering mechanism shows on SiO2 substrate.
The mobility of MoS2 on h-BN substrate is limited by intrinsic phonon scattering down 77 K,
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external scattering mechanisms primarily due to substrate-dependent remote phonon scattering
and interfacial Coulomb scattering in Al2O3 and SiO2 with or without OTMS surface
modification degrades the mobility of MoS2. The observed stronger temperature dependence
mobility (power law exponent ɤ = 2.2) on ultraclean and atomically smooth h-BN substrate
supports intrinsic phonon limited mobility of MoS2 FET devices.
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CHAPTER 4 STUDY THE TEMPERATURE DEPENDENCE TRANSPORT
PROPERTIES OF MoSe2 FIELD EFFECT TRANSISTOR ON PARYLENE – C AND
SiO2 SUBSTRATES
4.1 INTRODUCTION
The isolation of graphene by mechanical exfoliation has stimulated research on broad
perspective applications of graphene. In addition, graphene has superior properties including
mechanical flexibility, extremely high mobility, thermal & chemical stability. But the gapless
nature of graphene opened up research on a broad range of other 2D materials family. Layered
transition metal dichalcogenides (TMDs) are the members of 2D materials which attracted
particular attention after graphene discovered. The semiconducting members of the TMD family
including MoS2, MoSe2, WSe2, and WS2 have demonstrated many of the graphene properties
highly desirable for electronic applications such as a relatively high mobility, mechanical
flexibility, chemical and thermal stability, the absence of dangling bonds and also have a
substantial band gap between 1-2 eV which is absent in graphene.5-19 Due to the substantial band
gap TMDs have enough on/off ratio for digital applications. Similar to graphene, atomic layers
of covalently bonded chalcogen - metal chalcogen layer can be extracted from bulk TMD
crystals by a mechanical cleavage method due to the relatively weak van der Waals interactions
between the layers.
Despite this recent progress, the mobility values of monolayer and multilayer TMDs especially
MoS2, MoSe2 and WSe2 devices on SiO2 reported by multiple groups were substantially below
the Hall mobility of bulk TMDs and substantially below7, 11, 12, 14, 72-74 than the phonon limited
mobility by first principle calculation58 which greatly hinders their potential applications in
multifunctional electronic devices. In addition to the intrinsic scattering from phonons in the
TMD channel, the carrier mobility of TMD transistors on SiO2 is also expected to be limited by
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extrinsic scattering like coulomb scattering from charged impurities at the channel/substrate
interface & charge traps in SiO2, substrate surface roughness scattering and remote surface
optical phonons scattering originating from substrate. Coulomb scattering from charged
impurities& charge traps at the channel/substrate interface has been proposed as the dominant
cause of scattering at relatively low room-temperature. Although a high-κ dielectric may screen
Coulomb scattering from charged impurities, complete recovery of the intrinsic phonon-limited
mobility has not been observed in high-κ dielectric encapsulated TMDs devices. On the other
hand, the presence of a low-energy optical phonon mode in SiO2 (~60 meV) may also cause nonnegligible surface polar optical scattering81 and significantly reduce the mobility especially at
high temperatures, as suggested by a recent theoretical study. However, experimental
investigations of surface polar optical phonon effects on the channel mobility of TMD FETs are
still not fully investigated. In order to device high-performance TMDs channel FETs, it is crucial
to use substrate/dielectric materials that do not further reduce the TMD mobility by surface polar
optical phonon scattering. Parylene-C is an excellent candidate for substrate because its lowest
energy optical phonon mode of 130 meV (corresponding to the vibrational stretch of C-Cl bond)
cannot be easily excited at room temperature.86 Moreover, parylene-C is insoluble in common
solvents such as acetone and isopropyl alcohol, thermally stable & chemically inert, low
dielectric constant (2.9), hydrophobic oxygen free polymer, conformal uniform coating on SiO2
and thus comparable with the standard device fabrication process. Parylene-C is a cross-linkable
polymer widely used as a passivation layer and gate dielectric in past and recent electronics. A
detailed temperature dependent electrical study of ultrahigh crystalline quality TMDs FETs of
varying thickness down to single layer on SiO2 and parylene-C substrates able to disentangle the
different scattering mechanisms originated from substrate and substrate channel interface.
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4.2 EXPERIMENTAL DETAILS
4.2.1 CRYSTAL GROWTH
The MoSe2 crystal is grown by chemical vapor transport method using iodine as a
transport agent. Chemical vapor transport (CVT) represents the standard technique to grow high
quality

crystalline

bulk transition

metal

dichalcogenides.

High

purity

transition

metal molybdenum (Mo) and chalcogen selenium (Se) are filled with stoichiometric composition
using slight excess selenium into a quartz ampoule together with transport agent iodine (I). The
ampoule is introduced into a furnace with a temperature gradient on two sides of it. In the hotter
region of the ampoule, the starting materials molybdenum, iodine form MoI4. The iodide reacts
at the molybdenum surface to form MoI4 is an exothermic reaction and vaporizes completely
which reacts with gas form Selenium in the colder side of the ampoule to grow crystalline bulk
MoSe2 according to following equation
MoI4 + 2Se →MoSe2 + 2I2
4.2.2 CLEANING THE SUBSTRATE
The degenerately doped silicon substrate with a 290 nm thick thermal oxide layer was
used as a substrate to fabricated MoSe2 FET devices or deposits other dielectric to fabricate
TMDs FET devices on different dielectric interface. The Si/SiO2 substrate was sonicated in
acetone about 30 minutes and then transferred to isopropanol (IPA). The substrate was again
sonicated about 15 minutes in isopropanol and dried by using jet of nitrogen gas. The well dried
silicon substrate was put in vacuum and slowly increased its temperature to 600˚C and annealed
about 10 minutes by passing Forming gas about 2 minutes. Then the temperature of the vacuum
slowly decreased to room temperature. To clean further, the substrate was exposed in oxygen
plasma about 5 minutes to remove any impurities on the surface if needed.
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4.2.3 PREPARATION OF SAMPLE
4.2.3.1 PREPARATION OF SAMPLE ON Si/SiO2 SUBSTRATE
Mechanical cleavage method was used to prepare ultra-thin MoSe2 sheets from bulk
crystal by using adhesive blue tape. Thin MoSe2 flakes were prepared on scotch tape by repeated
splitting of bulk MoSe2 crystal. The thin MoSe2 flakes were transferred on to cleaned
degenerately doped silicon substrate having with a 290nm thick silicon dioxide layer. Although
we can’t control over planer dimensions and thickness of MoSe2 flakes, the flakes are pure and
clean as bulk crystals and process of getting thin flakes from bulk crystal is very easier by this
method. The better thin flakes were identified by using optical microscope with comparison of
color contrast and further relocated by non-contact mode Park System XE - 70 atomic force
microscopes (AFM) with respect to prefabricated gold (Au) alignment marks on the silicon
substrate. The topographical image of AFM was used to determine thickness, length and breadth
of the flakes. Fig.4.2.1 shows the representative optical image of 8.0 nm MoSe2 sample on
Si/SiO2 substrate and Fig.4.2.2 represents the AFM image of corresponding flake.

Fig.4.2.1 The left picture indicates the optical microscope image of 8.0 nm MoSe2 sample with
gold (Au) alignment marks and the right is close-up image of same sample on Si/SiO2 substrate.
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Fig.4.2.2 The left picture is the AFM image of 8.0 nm MoSe2flake and its 3D image on the right
on Si/SiO2 substrate.
4.2.3.2 PREPARATION OF SAMPLE ON PARYLENE – C SUBSTRATE
A pre-cleaned highly p-doped silicon substrate with 290 nm of thermally grown SiO2 by
acetone and isoproponal (IPA) was treated by oxygen plasma for 10 min to clean the surface of
the substrate thoroughly. Parylene-C was deposited on Si/SiO2 at room temperature using diparaxylyene (DPX) as the precursor in a commercially available parylene coating system (PDS
2010). Multilayer MoSe2 flakes were produced by mechanical exfoliation of high-quality MoSe2
crystals and subsequently transferred to Si/SiO2 substrates with and without 130 nm of paryleneC. Optical microscopy and Park-Systems XE-70 non-contact mode atomic microscopy were used
to identify and characterize ultrathin MoSe2 flakes.
4.2.4 FABRICATION OF MoSe2 FET DEVICES
In order to measure the electric properties, it is necessary to fabricate the electrodes for
electrical connections. Nanometer Pattern Generation System (NPGS) software was used to draw
the electrodes pattern and conventional electron beam lithography was used to define electrodes.
Two layers of electron resist polymer Polymethyl methacrylate (PMMA), 495-A4 and 950-A2
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(same polymer having different molecular weight), were spin coated followed by 180˚C baking
on the hotplate for 5 min after coating of each layer. Scanning electron microscope (Hitachi S2400) was used to define electrodes pattern. The optimization of SEM by adjusting beam current,
fine focus with minimizing astigmatism of focus electron beam and adjustment of different
parameters like beam current, writing dose (area or line), alignment of alignment marks of
substrate is critical for electron beam lithography. Normally, the current kept around 10 pA to
write narrower electrodes and the doses were set to be 10nC/cm for line and 260 µC/cm2 for
area. The substrate was soaked in isobutylketone (MIBK) for 70 seconds to develop the e-beam
writing electrodes. A chemical MEK was used to enhance the developing process.

Fig.4.2.3 The left image is defined electrodes after completing electron beam lithography
process under optical microscope with magnification 10x. The right image is close-up image of
narrower electrodes under optical microscope with magnification 100x.
For deposition of metal on electrodes, BJD-1800 e-beam metal evaporator was used. The
substrate with electrode pattern after e-beam lithography was fixed on the hood of the metal
evaporator. 5nm titanium (Ti) and 50 nm gold (Au) were deposited at ultrahigh vacuum (about
10-7torr) with deposition rate 1 ̊A/s.
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Fig.4.2.4 The schematic diagrams show the integrated processes with electron beam lithography
and metal deposition, BJD 1800 e-beam metal evaporator and the device after gold deposition.

Fig.4.2.5 The schematic diagrams show the schematic diagram of device on Si/SiO2 and
Si/SiO2/Parylene-C substrates and the 8.0 nm MoSe2device after gold deposition
Acetone was used for lift off to get designed device electrodes. The device was kept in
cryogenic probe station (Lakeshore Cryogenic probe station) under ultrahigh vacuum (~10-6 to
10-7 torr) and measured its electrical transport properties by a Keithley 4200 semiconductor
parameter analyzer at various temperature (77 K <T < 300 K). Liquid nitrogen and temperature
controlled heater were used for temperature dependence (77K -300K) electrical transport

62

measurements. Fig.4.2.5 The schematic diagrams show the schematic diagram of MoSe2 device
on Si/SiO2 and Si/SiO2/Parylene-C substrates and the MoSe2 device after gold deposition.
4.3RESULTS AND SISCUSSION
4.3.1 STM/STS STUDY OF MoSe2 CRYSTAL AND BAND GAP ESTIMATION
STM/STS measurements were performed on freshly cleaved surfaces of MoSe2 crystals
inside ultra-high vacuum (UHV) chamber at 4.5 K without any additional thermal treatment (to
avoid any possible thermally induced surface reconstruction). Fig.4.3.1 (a) shows a
representative STM topographic image of cleaved MoSe2 surface, where the atomically resolved
honeycomb and spherical structures bare close resemblance to other layered systems such as
MoS2 and graphene. The 1×1 unit cell is shown as a rhombus in the high resolution image
(Fig.4.3.1 (b)) with a lattice distance of 3.4 Å similar to previously reported value. According to
previous report, Se localized orbital can be resolved and Se sublattice is shown in STM image.87
The 2 nm by 2 nm relatively large surface scan area shows clean and nearly defect/impurity free
surface.
We performed STS spectroscopy (dI/dV vs. bias voltage) using a lock-in technique. As
shown in Fig. b, the STS spectra exhibit a gap with a width of ~ 1.45 eV. However, three
distinctive peaks appear in the gap region, may correspond to the indirect band-gap of a
monolayer MoSe2.88-91 More interestingly, three distinctive peaks can be observed inside the gap
in all the spectra measured at randomly selected locations on the nearly defect-free surface,
suggesting an intrinsic electronic structure of MoSe2 rather than impurity states. Furthermore,
their energy levels can be well associated with the three minima in the conduction band of bulk
MoSe2, in quantitative agreement with the results from density functional theory (DFT) bandstructure calculations. 88 According to the density functional theory (DFT) calculations, the band
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structure of bulk MoSe2 displays indirect band-gaps of 0.84 eV, 1.10 eV and a 1.34 eV direct
band-gap. In contrast, for single-layer MoSe2, it becomes a direct band-gap semiconductor with a
1.34 eV gap value at the K symmetry point. Such direct band-gap transition at the two
degenerate valleys is induced by inversion symmetry broken of single layer MoSe2. Since STM
is surface-sensitive technique and surface is the top layer of bulk with inversion symmetry
broken, thus the direct band-gap at the K point will be more dominant than other indirect bandgaps. The gap measured from STS spectra about 1.45 eV, suggests strongly it is the direct bandgap of MoSe2 on the surface.

Fig.4.3.1 (a) Atomic resolution STM topography (Vbias= -0.5 V, Iset= 100 pA) of a cleaved MoSe2
crystal measured at 4.5 K. (b) Close-up image showing a defect-free hexagonal lattice. (c) Line
profile showing atomic distance of hexagonal lattice, measured about 3.4 Å, indicates STM
visualizing one of the sublattices of MoSe2. (d) STS spectra measured at randomly selected
locations on the surface of the same crystal, exhibit a gap with the size of 1.45 eV and in-gap
DOS. All spectra were taken with a sample-bias voltage of 100 mV, a tunneling current of 0.1
nA, and bias modulation amplitude of 5 mVrms.
4.3.2 ELECTRICAL TRANSPORT PROPERTIES AT ROOM TEMPERATURE
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MoSe2 FET devices were fabricated using standard electron beam lithography and
electron beam deposition of 5 nm of Ti and 50 nm of Au. To eliminate electrical contact
contributions, we also patterned voltage probes in between drain and source electrodes to
facilitate four-terminal measurements. Electrical properties of the devices were measured by a
Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station under
high vacuum (~ 1×10-6 torr). First of all, we characterized the drain source I-V characteristics at
room temperature to test the quality of Ti/Au contacts on MoSe2.Fig.4.3.2 (c) and (d) depicts
representative drain source current voltage curve of MoSe2 devices at different back gate voltage
on SiO2 and parylene-C, respectively. It shows the drain-source current of both devices is linear
at high back gate voltages. As Vds increases, the drain-source current starts to saturate in the low
gate voltage range (Vbg< 10 V and < 30 V for both devices), while remaining linear at higher
gate voltages. The current saturation at low gate voltages is likely caused by the reduction of the
effective Vbg and Vds due to the relatively large parasitic series drain/source contact resistance
(RC) given by Vbg_eff= Vbg -RCIds and Vds_eff = Vds -2RCIds.19 At higher Vbg, the contact resistance is
lowered by the reduction of the effective Schottky barrier height through band bending, which
leads to more linear Ids-Vds behavior signifying near ohmic contacts.77 This test suggests that it is
able to get the channel properties at sufficiently large back gate voltage. We measured its room
temperature transfer characteristics of both MoSe2 devices. Both devices show asymmetric
ambipolar behavior. The on current of electrons carrier is much higher than holes carrier with
ON/OFF current ratio exceeding 106 for electrons and less than 103 for holes at Vds = 1 V. The
asymmetry between electron and hole transport primarily due to relatively large Schottky barrier
for the holes as the Fermi level of the contact metal titanium tends to line up much closer to the
conduction band edge in MoSe2and the effect add up by small amount of intrinsic n-doping in
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the MoSe2 channel.92 The observed hysteresis is likely due to the charge injection from the
adsorbates (such as moisture and oxygen) and/or charge traps on the channel surfaces and/or at
the interfaces between the channel and the substrate.93 To investigate the electronic properties of
MoSe2 channel at room temperature, we extracted the back gate voltage dependence conductivity
of MoSe2 FETs from its transfer characteristics measurements on SiO2 and parylene-C. Fig.
4.3.3 (a) shows the room temperature back gate dependence conductivity for two representative
MoSe2 devices on SiO2 and parylene-C. Conductivity is defined as:
`

) = a × .bc ×/*de , where L and W are the distance between inner voltage probes and

sample width respectively and Vfg is the measured voltage difference between the inner voltage
probes by applying low bias voltage Vds = 50 mV in all measurements. In spite of the
qualitatively similar transfer and output characteristics MoSe2 devices on SiO2 and parylene-C
(Fig.4.3.2), the conductivity of the MoSe2 device on parylene-C is significantly steeper than that
on SiO2. To eliminate any possible sample variations, we systematically measured 11 MoSe2
devices on SiO2 and 5 MoSe2 devices on parylene-C in the four-terminal configuration. The
global field-effect mobility is extracted from the gate dependence conductivity curve using the
expression µ = 9σ/9CD × 1/<CD in the high back gate voltage linear region, where Cbg is the
back-gate capacitance per unit area. Based on parallel plate capacitor model, Cbg is determined to
be 1.2 ×10-8 F cm-2 for 290 nm SiO2 (Cbg = κ×ε0/d nm, κ =3.9 for SiO2) and 7.6 ×10-9 F cm-2 for
130

nm

parylene-C

on

290

nm

SiO2

by

series

combination

of

them

i.k×i.%×lm

&'( = %im +n×i.kokm +n×i.%, κ =3.12 and 3.9 for parylene-C and SiO2 respectively).83 Fig.
4.3.3 (b) is thickness dependence room temperature field-effect for all MoSe2 devices, with
thickness ranging from ~ 5 nm to 14 nm. The mobility of MoSe2 devices on SiO2 fluctuates
around an average value of ~50 cm2V-1s-1 without showing any noticeable thickness dependence,
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consistent with previous results from SiO2-supported multilayer MoS2.94 In spite of the
extremely high crystalline quality of our MoSe2 samples (Fig. 4.3.1 (a)), the room temperature
mobility of MoSe2 devices on SiO2 substrate is rather low compared to the Hall mobility of bulk
MoSe2 (100 cm2V-1s-1 − 200 cm2V-1s-1), but it is similar to that observed MoS2 devices on SiO2
fabricated from commercially available MoS2crystals.47,

84

In contrast, the room temperature

mobility of MoSe2 devices on parylene-C ranges from ≈100 cm2V-1V-1s-1 to ≈150 cm2V-1V-1s-1,
which is close to the bulk values.84 This suggests that the room temperature mobility of our
MoSe2 devices on SiO2 is likely limited by extrinsic scattering mechanisms. To investigate
details mechanism, we measured variable temperature measurements.
4.3.3 ELECTRICAL TRANSPORT PROPERTIES AT LOW TEMPERATURES AND
DIFFERENT SCATTERING MECHANISMS
To identify the quality of Ti/Au contacts on MoSe2, we characterized the I-V
characteristics at 77K. Fig. 4.3.4 represents drain source current voltage curve MoSe2 devices on
SiO2 and parylene-C as title in figures. The current shows non-linear relation with drain source
voltage at low back gate voltage (as shown Fig. 4.3.4 b) indicating significant schottky barrier at
low back gate voltage and the current becomes linear at sufficiently large back voltage (as shown
Fig. 4.3.4 a, c) suggesting the contact resistance is significantly lower than the channel resistance
at high back gate voltage. To understand the transport mechanism and role of dielectric of MoSe2
channel, we measured back gate transfer characteristics of MoSe2 FETs on SiO2 and parylene-C
substrates at different temperatures form room temperature down to 77K and extracted the back
gate dependence conductivity.
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Fig. 4.3.2 Room temperature transfer curve of MoSe2 FET fabricated (a) on SiO2 and (b) on
parylene-C. Room temperature output curve of MoSe2 FET fabricated (c) on SiO2 and (d) on
parylene-C of the same devices (a) and (b) respectively.

Fig.4.3.3 (a) Room temperature 4-terminal conductivity of MoSe2 FET fabricated on SiO2 and
on parylene-C. (b) Field effect mobility as a function of MoSe2 thickness from multiple MoSe2
FET devices fabricated on SiO2 indicated by blue circle and parylene-C indicated by
redsquare.(c,d) AFM image of SiO2 and parylene-C surfaces respectively.
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Fig. 4.3.4 output curve of MoSe2 FET fabricated on SiO2at 77K (a) at high Vbg and (b) at low Vbg
(c) output curve of MoSe2 FET fabricated on parylene
parylene-C
To understand the extrinsic and intrinsic effects on the mobiltiy in our MoSe2 devices, we
consider various mobility-limiting
limiting scattering mechanisms according to Mathiessen's rule:
rule
I%
%
I%
I%
I%
HI% = HI%
.J + HKL + H&. + HK- + HKMM

IR
IR
Here NOPQ
represents the mobility limited by intrinsic lattice phonons scattering,
scattering NST
is

IR
IR
IR
mobility limited by structural defects, and NUO
, NSV
and NSWW
represent mobility limited by

Coulomb impurities (CI) and charge traps
traps,, the surface roughness (SR), and the dielectric surface
polar optical phonons (SPP),, respectively. The intrinsic mobility NOPQ and mobility limited by
structural defects NST are expected to be similar for MoSe2 FETs both on SiO2 and on parylene-

C, since all our devices are fabricated from the same MoSe2 crystal. We also exclude structural
defects as a major source of scattering given the extremely high crystalline quality of our MoSe2
crystals verified by STM measurements
measurements.. Next, we consider the effects of surface roughness
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scattering on the mobility of our MoSe2 devices. Fig.4.3.3 (c) and (d) show AFM topographic
images on SiO2 and parylene-C in the vicinity of MoSe2 samples, respectively. We observed
RMS surface roughness is 0.3 nm for SiO2 and 0.6 nm for parylene-C. The observation of higher
mobility on rougher parylene-C substrate rules out surface roughness scattering as a major cause
of the substrate dependent mobility in our MoSe2 devices. Therefore, we can safely deduce that
the lower mobility in MoSe2 devices on SiO2 is likely due to additional Coulomb scattering
and/or surface polar optical phonon scattering introduced by substrate.

Fig. 4.3.5 (a,b) Temperature dependence 4-terminal conductivity of MoSe2 FET fabricated on
SiO2 and on parylene-C respectively. (c,d) Gate voltage dependence 4-terminal conductivity as a
function of temperature for the same device in (a) and (b) respectively.
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Charged impurities present at the interface between the semiconducting channel and
substrate have been generally considered as the primary cause of low room-temperature mobility
in TMDs devices.3,

11

Recent study of monolayer MoS2 devices with a high-κ HfO2 top-gate

dielectric showed improvement mobility by effectively damping the Coulomb scattering on
charged impurities.11 However, the mobility observed in their MoS2 devices (up to 60 cm2V-1s-1
at 260K) is still much lower than the theoretical values or experimental results from bulk
samples.58,
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A possible cause of this discrepancy is surface polar optical phonon scattering

from substrate and gate dielectric. Considerable mobility improvement was also reported in
multiplayer MoS2 on PMMA dielectric, which was attributed to the reduced short-range disorder
and long range disorder at the channel/PMMA interface than at the channel/SiO2 interface.47
However, the lack of low temperature measurement makes it difficult to further ellucidate the
origin of substrate dependent mobility in these devices.
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Table 4.3.1 Different thickness MoSe2 FET devices mobilities fabricated on (a) 290 nm SiO2 (b)
130 nm Parylene-C on the top of 290 nm SiO2
To further explore the origin of the mobility difference between MoSe2 devices on SiO2
and on parylene-C, we systematically extracted the temperature dependence conductivity from
four terminal measurements. Fig. 4.3.5 (a) and (b) show the temperature dependence of
conductivity vs back gate voltage for two representative MoSe2 devices on SiO2 and parylene-C.
Clearly there are two regions for devices on SiO2 and parylene-C substrates, insulating or
semiconducting section at low back gate with conductivity increases with temperature and
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metallic section at high back gate with conductivity decreases with increase of temperature. The
cross over from metallic to insulating region is at a critical conductivity of e2/h, consistent with
metal-insulator transition (MIT) observed in monolayer, bilayer and multiplayer MoS2 as well as
theoretical expectations for 2D semiconductors.11,12,

15

We calculated the critical back gate

voltage between 30 and 35 V which corresponding to a critical carrier density of ~ 1×1012 cm-2
and ~ 7 ×1011 cm-2 for the SiO2 and parylene-C substrates, respectively as shown in Fig. 4.3.5 (c)
and (d).

1000
on parylene-C
T-1.21
100

40

9.8 nm
10 nm
12 nm
5.2 nm
6.6 nm
10 nm
11 nm
12 nm
14 nm

on SiO2

60 80 100
T(K)

T-1.71

300

Fig. 4.3.6 Temperature dependence field effect mobility of MoSe2 FET devices on SiO2 with red
solid symbols and parylyne-C with hollow black symbol
Then We calculated the temperature depedence fileld effect moblity from the temperature
deppendence conductivity curve on both substrates from the linear region of the conductivity
curves in the metallic state (35 <Vbg<55V), using the expression for field-effect mobilityµ =

1/<CD × 9σ/ 9CD .Fig. 4.3.6shows temperature dependence field effect mobility of MoSe2 FET

devices on SiO2 (solid red symbols) and parylyne-C (hollow blue symbols) with different
thicknesses between 5 nm to 14 nm. We fitted the power law of temperature dependence
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mobility as a µ ~ T-γ. The mobility values of all devices on parylene-C follow γ ≈ 1.2 for the
entire measured temperature range. This is consistent with the theoretical modeling of phononlimited mobility in layered TMD materials such as MoS2 and MoSe2, which shows µ ~ T-γ
dependence where the exponent γ depends on the dominant phonon scattering mechanism with
γ~2.4 in bulk MoSe2 samples and lower for carriers in 2D.58,
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The relatively low γ in our

devices suggests that the charge carriers are likely confined in 2D and behave as a 2D electron
gas, which is consist with the recent finding of Li et al. that the carriers in a 14 layer MoS2 FET
(about 10 nm thick) are largely confined within 1-2 nm range near the interface of the gated
dielectric.82 On the other hand, the mobility values of all devices on SiO2 follow a higher γ ≈ 1.7,
indicating that their mobility is also predominantly limited by phonon scattering. The mobility of
other four MoSe2 device on SiO2 also follows the same phonon limited behavior (with the same
power exponent γ ≈ 1.7) at temperatures above 160 K. As the temperature decreases from 160 K
to 77 K, their mobility starts to saturate, likely limited by Coulomb scattering due to the varying
amount of charged impurities at the MoSe2/SiO2 interface as previously observed in MoS2
devices.11, 14 Higher γ value for MoSe2 devices on SiO2 than on parylene-C suggests additional
temperature dependent scattering mechanism(s) in SiO2-supported MoSe2 devices.
The SiO2 surface has low polar optical phonon mode (≈ 60 meV) can be excited by
thermal energy at room temperature, while parylene-C has much higher surface polar optical
phonon mode (≈ 130 meV). 95, 96 At about and below 100 K, mobility values for MoSe2 devices
on both SiO2 and parylene-C (those with lower level of charged impurities) merge, which is
expected as the mobility being dominated by optical phonon scattering (including surface polar
optical phonons).58 And the observed saturation of mobility at low temperature for some devices
is primarily cause by coulomb scattering which is dominated scattering over phonon scattering at

75

low temperature. The stronger temperature dependence of the mobility MoSe2 devices on SiO2
might be enhanced charge impurities/traps at the SiO2/MoSe2 interface than at the paryleneC/MoSe2 interface. Recently, Ong and Fischetti showed theoretically that the increase of
mobility with decreasing temperature, which is commonly interpreted to be a signature of
phonon-limited electron transport, could also be limited by CI scattering due to the weakening
of charge screening within the TMD channel as the temperature increases.97 However, we
believe that the lower room temperature mobility and larger γ in our MoSe2 devices on SiO2 than
on parylene-C substrate is unlikely to be chiefly caused by stronger CI scattering for the
following reasons. Firstly, the mobility of all six MoSe2 devices on SiO2 converges above 200 K
in spite of the notable variation of charged impurities as indicated by the strongly sample
dependent low temperature mobility, indicating that the high temperature (> 200 K) mobility in
these devices is nearly independent of the charged impurities. Secondly, the mobility values of
our devices on both SiO2 and parylene-C are significantly higher than the CI limited mobility
from the calculations of Ong and Fischetti, suggesting that CI scattering plays a less significant
role in our devices compared to the theory.97 Thirdly, the temperature dependence of mobility in
our devices is qualitatively different from the previously reported CI scattering limited fieldeffect mobility of MoS2 devices, in which case the mobility decreases with decreasing
temperature below 200 K.11
High-κ dielectric like HfO2 has been favored as a dielectric material for TMD transistors
due to its capability to screen charged impurities and its effectiveness in tuning the charge
carriers.9, 11 However, the presence of a soft polar phonon vibration mode in HfO2 along with its
high dielectric constant may lead to severe surface polar optical phonon scattering.

98

A thin

layer of parylene-C may serve as a buffer layer between the TMDs channel and high-κ dielectric
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like HfO2, TiO2, Ta2O5 to reduce the surface polar phonon scattering while taking advantage of
its high dielectric constant to effectively screen the charged impurities and tune the charge
density in the TMDs channel.

Fig. 4.3.7 Back gate dependence of activation energy of MoSe2 devices on parylene-C and SiO2
substrates
4.3.4 ACTIVATION ENERGY AND SCHOTTKY BARRIER
Activation energy, Ea, can be extracted using the thermal activation model,

)pq

r
I s

t uv

where kB is the Boltzmann constant and T is absolute temperature. As shown in Fig.
4.3.7, the activation energy Ea decreases with the gate voltage, which can be attributed to the
decease of energy gap between the Fermi level, EF, and conduction band edge, EC, as the Fermi
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level is tuned toward the conduction band by the gate voltage. Ea becomes flat with further
increase of voltage indicates the minimum schottky barrier which can’t adjust or alter by
adjusting the gate voltage. The slope of the curves at low gate voltages (when the devices are in
the fully depleted region) can be expressed as dEa/dVbg = -dEF/ dVbg = -eCbg/(Cbg + e2D(E)),
where D(E) represents the density of trap states at the interface between the MoSe2 channel and
substrate. The density of trap states is found to be ≈7.6 x 1012 and ≈4.9 x 1012 cm-2 for MoSe2 on
SiO2 and parylene-C, respectively, in excellent agreement with the reported D(E) of multilayer
MoS2 on SiO2.99 The rather similar D(E) for SiO2 and parylene-C substrates further indicates that
Coulomb impurities scattering is unlikely the limiting factor of the drastically different mobility
in our MoSe2 devices on SiO2 and parylene-C.
4.4 SUMMARY
In conclusion, we characterized the MoSe2 crystal by scanning tunneling microscopy
(STM), fabricated few layer MoSe2 FET devices on SiO2 and parylene-C substrates and
characterized their transport properties separately. The room temperature mobility of MoSe2
FETs on parylene-C is significantly higher than that in MoSe2 FETs on SiO2.The mobility
degradation on SiO2 substrate at room temperature is due to the extrinsic scatting primarily due
to remote surface polar optical phonon scattering since the phonon excitation energy of SiO2 is
lower and can easily populated by room temperature thermal energy. On the other hand, optical
phonon scattering from parylene-C is nearly absent because of its higher optical phonon energy
which reduces the effect of phonon scattering and gives higher carrier mobility on parylene-C.
The mobility values of MoSe2 devices both on SiO2 and parylene-C converge at sufficiently low
temperatures where acoustic phonons dominate. The stronger temperature dependence mobility
on SiO2 further suggests the optical phonon limited mobility. Some of the devices on SiO2 show
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the mobility saturation at low temperatures indicates the Coulomb scattering limited transport
mechanism originated from MoSe2/SiO2 interface.
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CHAPTER 5 FACILE 2D/2D MATERIALS VERTICAL VAN DER WAALS ASSEMBLY
TO ACHIEVE LOW RESISTANCE OHMIC CONTACT
5.1 INTRODUCTION
A major challenge for developing TMDs-based electronic devices is to reduce the
substantial Schottky barrier (SB) with most metals commonly used for making electrical
contacts.19,

100

But low resistance ohmic contacts are needed for exploring intrinsic transport

properties of the channel material to find the performance limits of real device applications. So
the fundamental question is how to achieve ohmic contact for TMDs-based semiconductor
channel.
First approach to achieve low resistance contacts between a semiconductor and a metal
lowering the SB height by selecting contact materials with an extremely high (for p-type
semiconductors) or low (for n-type semiconductors) work function. If the metal work-function is
close to the conduction band edge for n-type TMDs and valance band edge of p-type TMDs, low
resistivity contacts are expected. It is extremely challenging to find metals with a proper high or
low work function that also exhibit a high conductivity and chemical, thermal, and electrical
stability. Das et. al. reported the variation of schottky barrier of MoS2 metal junction by using
available different work function metal.100 In particular, a recent study shows that Fermi level
pinning is present at the metal/TMDs contacts for a variety of metals with the work functions
spanning a wide range which prevents the benefit of selecting proper work function for lowering
the SB.100, 101 Fermi level pinning drastically reduces the tunability of schottky barrier.75

The second approach is to heavily dope the source/drain regions of TMDs/metal contacts
to thin the schottky barrier width. There are different doping methods such as solid doping, gas
doping molecular doping, and chemical doping.17, 92, 102-106. However, doping methods are not
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stable for long run. NO2 and K doping is not stable in air. Indium adheres poorly to the substrate
and is thermally unstable due to its low melting point of 156 °C.19Previously, we have reported
significant improvement of electrical metal contacts in few-layer MoS2 devices and graphene
contact WSe2 devices by drastically reducing the SB thickness using an ionic liquid (IL) gate.92,
107

Ionic liquid is used to tune the contact as well as form electric double layers to form high

capacitance for high tunability. But the ionic liquid is not stable at room temperature ambient
condition and the improved charge injection efficiency using this method is still fundamentally
limited by the height of the Schottky barrier of either the carriers. Recently low ohmic contact of
metal TMDs is reported by phase engineering.29, 106, 108 s stability with long term and introduction
of foreign material during the phase change process limits its further applications. Besides this
all efforts to reduce the metal TMDs schottky barrier for achieving ohmic contact is still
challenging. Recently Das et. al presented the Nb-doped MoS2 has negligible barrier with metal
contacs.109 This opens up the new strategy to overcome the significant TMDs metal barrier to
achieve ohmic contact.
We proposed the doped (n or p) TMDs contact with pristine TMDs by van der Waals
assembly of 2D crystals to achieve the ohmic contact. The pristine TMDs, which channel
properties has to be study, make contact with substitutional doped TMDs and the doped TMDs
connect to the metal. Metal and doped TMDs has negligible barrier. In this case, the
substitutional doped TMDs act as drain/source electrodes of pristine TMDs. On the other hand, if
the pristine TMDs and doped TMDs form ohmic contact then it is ideal to study the channel
properties of undoped TMDs. The undoped TMDs can make hetero-junction or homo-junction
depending upon the selection of TMDs to make contacts. For a vertical contact in TMDs, there
are two barriers: vertical barrier at the contact due to van der Walls gap as mark A in Fig. 5.1.1
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and horizontal barrier due to the doping difference as mark B in Fig. 5.1.1. For homo-junction,
homo
their Fermi levels close enough to align and form negligibl
negligiblee barrier as shown in sketch of Fig.
5.1.1. But for hetero-junction,
junction, depending upon their Fermi levels alignment, it forms depletion
barrier or accumulation barrier as shown in sketch Fig. 5.1.1.

Fig. 5.1.1 Schetemic diagram of vertical and horizonatl barriers in TMDs/contact, TMDs 2D
homo-junction barrier, TMDs 2D hetero-junction
junction barrier with accumulation and depletion
regions
5.2 EXPERIMENTAL
PERIMENTAL DETAILS
The study the properties of van der Waals assembly of 2D materials is a interesting and
doping level of these assembly added extra flavor to study the contact behavior according to
doping concentration and contact materials combination. The contact might be assembly of same
materials with different doping lev
level
el (homo contact) or different materials of different doping
concentration (hetero contact). To test the homo and hetero 2D TMDs contact behavior and its
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feasibility as a low resistance ohmic contact, we made devices in four different combinations for
hetero 2D contact and two different combinations for homo 2D contact as below:
5.2.1 TMDs HETERO CONTACT
We can transfer doped 2D TMDs contact with different materials than the channel
material. Because of different materials on contact and channel, the combination form
heterocontact.
(i)

MoSe2 with Nb-doped-MoS2 contact

(ii)

WSe2 with Nb-doped-MoS2 contact

(iii)

MoSe2 with Nb-doped-WSe2 contact

(iv)

MoS2 with Nb-doped-WSe2 contact

5.2.2 TMDs HOMO CONTACT
We can transfer 2D TMDs contact with doped same materials of the channel material.
This type of combination is formed homo 2D contact.
(i)

MoS2 with Nb-doped-MoS2 contact

(ii)

WSe2 with Nb-doped-WSe2 contact
The undoped MoS2 bulk crystal was bought from SPI supplies and MoSe2 and WSe2

crystals were are grown by chemical vapor deposition as described experimental section 4.2.
0.5% niobium (Nb) was doped on undoped MoS2 (WSe2) crystal to make p-doped crystal.
Thin h-BN flakes were produced by a repeated splitting of bulk crystals using a mechanical
cleavage method on scotch tape. Poly-dimethylsiloxane (PDMS) gel was spin casted on silicon
wafer at 400rpm for 30secs and kept on hot plate at 80 ̊C until 30 minutes and allowed to cool it
down. The PDMS layer was cut it small pieces and gently transferred to scotch tape having thin
flakes of h-BN getting from mechanical cleavage method from bulk crystal. Large, thin (10 - 50
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nm), ultraclean wrinkle-free and smooth surface h-BN flakes were searched under optical
microscope. The PDMS stamp having sample was gently pressed and transferred to clean glass
slide and subsequently transferred on cleaned Si substrate with 270 nm SiO2by home-built
precision transfer stage. The h-BN flake surface was characterized by non-contact mode AFM to
ensure it is ultraclean and smooth. Then the undoped TMDs were exfoliated to thin enough on
scotch tape and transferred on PDMS. Thin (3 - 11 nm) flakes were searched by optical
microscope and transferred on the top of smooth hBN which was already transferred on Si/SiO2
substrate. Thin (10 - 50 nm), ultraclean wrinkle-free and smooth h-BN flakes were used to cover
the central channel by leaving outer edge open on both sides Fig. 5.2.1 in step 3. Now the Nbdoped TMDs were exfoliated on scotch tape transferred on PDMS stamp as described earlier.
Thin (5 - 20 nm), ultraclean wrinkle-free and smooth surface Nb-doped TMDs flakes were
identified by optical microscope and transferred on the both sides of the top h-BN to make
contact on undoped TMDs as shown in Fig. 5.2.1 in step 4 to make 2D homo (hetero) vertical
contact. TMDs 2D contact FET devices were fabricated using standard electron beam
lithography and deposited 10 nm of Ti and 40 nm of Au at ultra-high vacuum (~5x10-7torr).
Complete process of fabrication of TMDs 2D contact FET is shown in figure Fig. 5.2.1.
Every step in the transfer process is crucial which can easily introduce impurities from
PDMS stamp and form wrinkles during transfer process. To remove impurities and wrinkles
during transfer process, the substrate was annealed at 400°C for 30 minutes in every steps of
transfer. The substrate was annealed at 250°C for 30 minutes after transfer of TMDs flakes to
minimize the thermal defects in TMDs channel. Non-contact mode AFM was used to determine
dimensions and cleanness of the sample. Transport properties of the FET devices were measured
by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station
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under high vacuum (~ 1×10-6 torr) and in a Physical Property Measurement System (PPMS)
from Quantum Design.

Fig. 5.2.1 Flow chart of fabrication process of TMDs 2D contact FET on h-BN
5.3 RESULTS AND DISCUSSION
Two of my colleagues are focused on TMDs 2D homo vertical contact and I am basically
focused on TMDs 2D hetero vertical contact to get complete set of on this combination of FET
devices.
The devices were classified into two categories, first set of TMDs 2D materials vertical
contact having accumulation contact region: MoSe2 with Nb-doped-MoS2 contact and WSe2 with
Nb-doped-MoS2 contact. Second set of TMDs 2D materials vertical contact having depletion
contact region: MoSe2 with Nb-doped-WSe2 contact and MoS2 with Nb-doped-WSe2 contact.
First of all, we measured the I-V characteristics of first set of devices from room temperature to
down 5K to verify the quality of contact. Both types of devices shows ideal linear behavoiur
above the threshold voltage at all temperatures indicating nearly barrier-free ohmic contact. I-V
characteristics of such devices are shown in Fig. 5.3.1 (b), (c), (e) and (f) at temperatures 5K,
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295K, 77K and 295K repectively. This indicates that the TMDs 2D verical junction is the
promising mehod to eliminate the contact resistance by selecting appropriate doping contact and
will turn to be universal contact to study the channel properties of TMDs.

Fig. 5.3.1 (a) Transfer characteristics of MoSe2 FET with Nb-doped (0.5%)-MoS2 contact with
Vds = -10 mV at room temperature (in set:optical image of typical device) (b, c) Output
characteristics of the device at 5K and 280K (d) Transfer characteristics of WSe2 FET with Nbdoped (0.5%)-MoS2 contact with Vds = -50 mV at room temperature (in set:optical image of
typical device) (e, f) Output characteristics of the device at 77K and 295K
We measured transfer curve of first set of FET devices (MoSe2 with Nb-doped-MoS2
contact and WSe2 with Nb-doped-MoS2 contact). They showed p-type behavior as shown in Fig.
5.3.1 (a) and (d). Fig. 5.3.1 (a) is transfer characteristics of MoSe2 FET with Nb-doped (0.5%)MoS2 contact (Vds = -10 mV) at room temperature (in set:optical image of device) and ). Fig.
5.3.1 (d) transfer characteristics of WSe2 FET with Nb-doped (0.5%)-MoS2 contact (Vds = -50
mV) at room temperature (in set: optical image of device). The threshold voltage of MoSe2
device is at ~ -50Vand the threshold voltage of WSe2 device is at ~ -10V. The MoSe2 devices
shows larger negative threshold voltage than the WSe2 devices as expected because of natural n-
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doping on MoSe2 channal. The on/off ratio of MoSe2 device is > 108 order of magnitude and on
off ratio of WSe2 device is > 106 order of magnitude. We also determined the subthrold swing
(SS) of MoSe2 and WSe2 devices which is one of the fundamental property to determine the
better performance of TMDs FET. MoSe2 FET with Nb-doped (0.5%)-MoS2 contacts shows SS
value 880 mV/dec and WSe2 FET with Nb-doped (0.5%)-MoS2 contacts shows SS value 790
mV/dec at room temperature. The on/off ratio and subthreshold swing of MoS2 and WSe2
devices are shown in Fig. 5.3.2.

Fig. 5.3.2 Subthreshold swing (SS) of MoSe2 FET with Nb-doped (0.5%)-MoS2 contact and
WSe2 FET with Nb-doped (0.5%)-MoS2 contact with Vds = -50 mV at 295K
We further measured transfer characteristics from room temperature to 5K and extracted
back gate dependence conductivity at different temperatures. Fig. 5.3.3 (a) shows back gate
dependence conductivity of MoSe2 FET with Nb-doped (0.5%)-MoS2 contact with Vds = -10
mV at different temperatures from 2-probe measurements and Fig. 5.3.3 (c) shows back gate
dependence conductivity of WSe2 FET with Nb-doped (0.5%)-MoS2 contact with Vds = -50 mV
at different temperatures from 2-probe measurements.Clearly there are two regions for both
types of devices, insulating or semiconducting section at low back gate with conductivity
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increases with temperature and metallic section at high back gate with conductivity decreases
with increase of temperature. The cross over from metallic to insulating region is consistent with
metal-insulator transition (MIT) observed in TMDs as well as theoretical expectations for 2D
semiconductors.1112,

15

We extracted the temperature dependence 2-probe field effect mobility

from the conductivity curve. 2-wire field effect mobility of MoSe2 FET is extracted at back gate
voltage region -70V < Vbg< -100V of conductivity curve and that of WSe2 FET is extracted at
back voltage region -40V < Vbg< -60V of WSe2 conductivity curve. The temperature dependence
mobility increases monotonically with decrease of temperature. Fig. 5.3.3 (b) and (d) show the
temperature dependence 2-wire field effect mobility of MoSe2 FET and temperature dependence
2-wire field effect mobility of WSe2 FET. In inset log-log plot of 2-probe field effect mobility is
shown. The mobility of all the devices lies between 100 cm2V-1s-1 to 150 cm2V-1s-1. The 2-wire
field effect mobility of MoSe2 FET with Nb-doped (0.5%)-MoS2 contacts is over 2600 cm2V-1s-1
at 5K with is record high two-wire field effect mobility at this tmperature.110
Now we chose the second set of TMDs 2D materials vertical contact having depletion
contact region: MoSe2 with Nb-doped-WSe2 contacts and MoS2 with Nb-doped-WSe2 contacts.
First of all, we measured the I-V characteristics of first set of devices from room temperature to
down to verify the quality of contact. Although both types of devices showslinear current-voltage
relation at room temperature, non-linear I-V behavoiur is obsreved even above the threshold
voltage below the temperatures indicating contacts are limited by barrier. I-V characteristics of
MoSe2 with Nb-doped-WSe2 contact are shown in Fig. 5.3.1 (a) and (b) at temperatures 295K,
and 77K repectively. Furthermore, MoS2 with Nb-doped-WSe2 contacts FET has even larger
rectifying contact. This indicates that the TMDs 2D verical junction with depletion contact has
huge barrier. We further measured temperature dependence transfer characteristics and extracted
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back gate dependence conductivity at different temperatures. Fig. 5.3.4 (c) shows back gate
dependence conductivity of MoSe2 FET with Nb-doped (0.5%)-WSe2 contact with Vds = -50
mV at different temperatures from 2-probe measurements and Fig. 5.3.4 (d) shows back gate
dependence conductivity of MoS2 FET with Nb-doped (0.5%)-WSe2 contact with Vds = -50 mV
at different temperatures from 2-probe measurements. Unlike first type of devices, the threshold
hold voltage shifts to furher negative with decreease of temperature without showing transition
of insulating regin to metallic region. This indicates the contacts form significant barrier for
charge carriers. The Nb-doped (0.5%)-WSe2 contacts form depletion barrier with MoS2 and
MoSe2 channels which creates significant barrier for holes. At room temperature the carriers may
cross the barrier depending upon barrier height but at low temperature the carries which can
cross the barrier significantly reduced.

Fig. 5.3.3 (a) Back gate dependence conductivity of MoSe2 FET with Nb-doped (0.5%)-MoS2
contact with Vds = -10 mV at different temperatures (b) Temperature dependence 2-wire field
effect mobility of MoSe2 FET with Nb-doped (0.5%)-MoS2 contact with Vds = -10 mV extracted
at -100V < Vbg< -70V (inset: log-log plot) (c) Back gate dependence conductivity of WSe2 FET
with Nb-doped (0.5%)-MoS2 contact with Vds = -50 mV at different temperatures (d)
Temperature dependence 2-wire field effect mobility of WSe2 FET with Nb-doped (0.5%)-MoS2
contact with Vds = -50 mV extracted at -60V < Vbg< -40V(inset: log-log plot)
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Fig. 5.3.4 (a, b) Output characteristics of MoSe2 FET with Nb-doped (0.5%)-WSe2 contact at
295K and 77K (c) Back gate dependence conductivity of MoSe2 FET with Nb-doped (0.5%)WSe2 contact with Vds = -50 mV at different temperatures (d) Back gate dependence
conductivity of MoS2 FET with Nb-doped (0.5%)-WSe2 contact with Vds = -50 mV at different
temperatures
5.4 SUMMARY
In summary, we have developed a novel 2D/2D contact strategy for van der Waal
assembly of 2D layer TMDs. We further study the different mechanisms of hole carrier injection
along the contact of 2D/2D van der Waals assembly by characterizing their transport properties.
We developed facile new approach to achieve high-quality ohmic contacts for MoS2, MoSe2 and
WSe2 FETs by designing homo and hetero van der Waal stacking for possible 2D TMDs
combination of their doped and undoped crystal. The low-resistance contacts lead to improved
device performance, including high on/off ratios, high drive currents, and record high twoterminal field effect mobility at cryogenic temperatures. The van der Waal stacking approach for
contact engineering is applicable to a wide range of 2D materials for both p-type and n-type
transistor and expected to compatible for production of flexible electronics.
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CHAPTER 6 STUDY THE FUNDAMENTAL PROPERTIES OF BLACK
PHOSPHORUS
6.1 INTRODUCTION
Two dimensional (2D) layered materials have become one of the most attractive
materials for electronics and optoelectronics applications due to their unique properties such as
chemically & thermally stable, mechanically flexible & strong, structure stability, surface
smoothness and absence of dangling bonds.1-3 Graphene has shown extremely high mobility,
optical transparency, and broadband absorption.65-69 However, graphene has zero band gap and
photoexcited electron–hole pairs recombine extremely fast which limit graphene's potential in
digital electronic applications and photovoltaic generation.70,
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2D transition metal

dichalcogenides (TMDs) like MoS2, MoSe2 WSe2etc show very high on/off current ratios with
graphene like properties, but their relatively low carrier mobility and sizeable band gap (>1 eV)
limit their applications in electronics and optoelectronics.101, 111-115 Recently, a new class of 2D
layered material, phosphorene or few-layer black phosphorus (BP), has attracted particular
attention to researchers. It shows excellent transistor performances as comparable to TMDs FETs
withits carrier mobility is significantly higher than that of TMDs.35, 116, 117 The band gap of bulk
BP is 0.3 eV, while its few-layer structures have thickness-dependent direct band gaps ranging
from 2 eV to 0.3 eV,31-34 opening up new opportunities for electronic and optoelectronic
applications. In contrast to TMDs, few layers BP has direct band gap. In addition, the electrical
and optical conductivities of BP show anisotropic mechanical, thermal, electrical and optical
properties unlike other 2D materials.32, 35, 36 The BP easily reacts with air in presence of water
vapor which degrades its electrical properties gradually. The degradation enhances in presence of
light.37 This property of BP challenges the researchers to prevent to contact with air, water and
light for preserving it pristine properties.
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6.2 FABRICATION PROCESS
BP crystal which kept in high vacuum to prevent degradation by ambient condition was
taken out and split it into small crystal by tweezers. The small crystal from the inner side of the
bulk crystal was kept in scotch tape. Ultrathin BP crystals were produced by repeated splitting of
the crystals using a mechanical cleavage method and eventually transferred to degenerately
doped silicon substrates covered with 290 nm SiO2.8 Optical microscopy was used to identify
thin BP crystals and non-contact atomic force microscopy (AFM) was used to further
characterize. We chose 3nm to 15 nm of BP crystal for device fabrication because multilayer BP
of this thickness range has a much high yield of sufficiently large flakes (for patterning multiple
electrodes) and less susceptible to surface oxidation in ambient conditions compared to thinner
samples, while still maintaining a reasonably large on/off ratio for FET operations. The BP thin
flakes were searched and characterized quickly and spin casted PMMA as a passivation layer to
avoid ambient oxidation of BP flake surface. BP FET devices were fabricated using standard
electron beam lithography and developed was not done until e-beam metal evaporator is ready.
After developed, the substrate was quickly kept in BJD-1800 chamber at high vacuum to deposit
metal. Electron beam deposition of 5 nm of Ti and 40 nm of Au was done at ultra-high vacuum
(~5x10-7 torr). To eliminate electrical contact contributions, we also patterned voltage probes in
between drain and source electrodes to facilitate four-terminal measurements. An optical
micrograph of a typical BP device is shown in the inset of Fig. 6.3.2 (a) inset. After lift-off, the
device was immediately kept in cryogenic ultrahigh vacuum chamber for transport
measurements. To test the anisotropic transport and optical properties of black phosphorous
crystal, drain source electrodes are defined in mutually perpendicular direction of a sample and
measured device properties separately.
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6.3 RESULTS AND SISCUSSION
6.3.1 SCANNING TUNNELING MICROSCOPY STUDY OF BLACK PHOSPHORUS
CRYSTAL
First of all, BP crystal was freshly cleaved inside an ultra-high vacuum chamber at room
temperature to avoid degradation and placed in a microscope stage overnight at 80 K. Scanning
tunneling microscopy (STM) measurements are performed on cleaved surfaces of BP crystals to
characterize quality of the crystals. Fig. 6.3.1 (a) shows a STM topographic image of a BP
crystal surface, where distinct defects are clearly visible in addition to an atomic-flat cleaved
plane. Such defects appeared at the fresh-cleaved surface, indicate impurities of BP crystals.
Since defects and/or impurities enhance scattering of charge carriers and thus mobility is
severely reduced. In order to achieve the ultimate device performance, extremely low impurity
level and high crystalline quality is required. Fig. 6.3.1 (b) shows anatomic resolution
topographic STM image of BP crystals on the clean flat area of BP surface marked as rectangle
in Fig. 6.3.1 (a). As described in the puckered-layer model, an upper phosphorus atom sits just
directly above a lower one. Since STM is a surface-sensitive technique, we can assign easily the
bright spots in this atomic-resolved image to the upper phosphorus atoms. Therefore, only zigzag
atomic chains composed of the upper atoms are visible in the STM image of BP surface. A closeup image in Fig. 6.3.1 (c) shows more highly resolved features of the surface structure. As
shown in the atomic model, all surface phosphorus atoms almost reside in their original sites and
surface reconstruction is not observed. The in-plane lattice constants “ax” (along the direction of
a lighter effective mass) and “ay” (along the direction of a heavier effective mass) measured from
the STM image are 4.4 Å and 3.4 Å, respectively, which is in good agreement with the reported
values of bulk BP.31, 33, 34 Our STM observation agrees very well with the previous reported STM
work on BP crystal.118

93

Fig. 6.3.1 STM images of BP crystals. (a) STM topographic image of a freshly cleaved BP
surface with scan size of 240 nm x 240 nm; (b) a zoom-in image of BP with atomic resolution
into the flat area marked by rectangle in (a); and (c) a close-up image showing detailed features
of the BP surface structure along x and y directions. θ is defined as the angle between a specific
direction (dashed line) and the y-axis.
6.3.2 AMBIENT DEGERATION TEST OFBLACK PHOSPHORUS
Before start to making BP FETs, we studied its surface oxidation in ambient condition
with variation of humidity. The BP flakes were exposed in air and took it topographic image by
AFM. We clearly saw the bubble like structure on the surface of BP indicating surface oxidation.
The size and density of the bubble depends up on the ambient exposure time, humidity of lab and
presence of light. More exposure time increases the bubble density and size suggesting the more
BP atoms oxidize. We observed increase rate of oxidation in presence of light and higher
humidity level. Fig. 6.3.2 (a) shows the representative AFM topographic image of BP flakes
after 3 hours exposure in air. It clearly shows the highly dense humps with thickness from couple
of nanometer to 12 nm. On the other hand, The BP thin flakes were transferred quickly and spin
casted PMMA as a passivation layer to avoid ambient oxidation of BP flake surface. BP FET
was designed by standard e-beam lithography. The FET was developed and quickly put in BJD-
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1800 chamber at ultrahigh vacuum and deposit Ti/Au. The device was lift of and characterized
immediately by AFM. Fig. 6.3.3 (a) shows the AFM topographic image of part of BP FET
making by spin casting PMMA immediately after flake. The surface of BP is smooth and bubble
free suggesting no oxidation. This method was adopted to make BP FETs throughout our
measured devices to test pristine ultrathin BP flakes properties.

Fig. 6.3.2 (a) AFM topographic image of BP flakes after 3 hours exposure in air

Fig. 6.3.3 (a) AFM topographic image of part of BP FET making by spin casting PMMA
immediately after flake was made to minimize exposure in air
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6.3.3 TRANSPORT
TRANSISTOR

PROPERTIES

BLACK

PHOSPHORUS

FIELD

EFFECT

The BP thin flakes were transferred quickly ON Si/SiO2 substrate and spin casted PMMA
as a passivation layer to avoid ambient oxidation of its surface. BP FETs were designed by
standard e-beam lithography. The FET was developed and quickly put in BJD-1800 chamber at
ultrahigh vacuum and deposit Ti/Au. The FET is immediately kept in high vacuum cryogenic
probe station after lift to study its transport properties. The steps and time are important to avoid
surface oxidation of black phosphorus.

Fig. 6.3.4 (a, b) Output characteristics of 13.0 nm BP FET at 295K and 77K respectively (c, d)
transfer characteristics of BP FET at 295K and 77K respectively with semi-log plot in inset
First of all, we measured the output properties of BP FETs to test the quality of metal
contact. Fig. 6.3.4 (a) and (b) show the output characteristics of BP FET at 295K and 77K
respectively. It shows linear I-V characteristics at high gate voltage (Vbg > -20V) with saturation
of current at high bias voltage at room temperature and slight non-linear at 77K, may be caused
by slight surface oxidation during fabrication process. This observation is in qualitatively

96

agreement with the previously reported current saturation behavior in BP FETs.116 The current
saturation is likely caused by the reduction of the effective Vbg and Vds due to the relatively large
parasitic series drain/source contact resistance (RC) given by Vbg_eff= Vbg -RCIds and Vds_eff = Vds 2RCIds.19 Then, we measured the electrical transfer properties of BP FETs.Fig. 6.3.4 (c) and (d)
shows the transfer characteristics of a representative BP FET at room temperature and 77K with
semi-logarithmic scales in inset. The device exhibits a predominately p-type behavior, with the
on/off current ratio achieving more than 103with a drain-source voltage of -1V at room
temperature.

Fig. 6.3.5 Hysteresis of output characteristics of 13.0 nm BP FET at (a) 295K and (b) 77K
respectively
We measured the duel sweep to monitor the hysteresis of transfer curve which indicates
relatively large hysteresis at room temperature. The large hysteresis in the transfer characteristics
is likely due to charge transfer from neighboring adsorbates (such as moisture and oxygen) or
charge injection into the trap sites on the SiO2 substrate and/or the surface oxidation layer of
BP.93, 117, 119 When the back gate voltage is swept toward the negative direction, a portion of the
gate-induced holes are transferred to adsorbates, the surface oxidation layer and/or the substrate
to fill the trap sites, leading to a slower rate change of the hole density in the channel (thus a
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reduced transconductance dIds/dVbg). The scenario reverses when the gate voltage is swept
toward the positive direction.
To extract the conductivity, four probe gate dependence drain-source current is measured
at low drain source bias voltage Vds = -50 mV. The field-effect mobility was calculated by using
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standard formula N =  w =?
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w

R

U@A

, where L and W are length of inner probes and width of

sample, σ is four probe conductivity, Vbg is back gate voltage applied, Cbg is geometrical
capacitance. As a result of large hysteresis observed, the field-effect mobility estimated strongly
depends on the gate sweep direction. The two probe field-effect mobility extracted from the
positive gate sweep direction (103 cm2V-1s-1) being nearly 3 times larger than that extracted from
the negative gate sweep direction (38 cm2V-1s-1) of a representative BP FET and other BP FET
devices show similar result. To estimate dσ/dVbg, we chose the linear region of the σ-Vbg curve
and Cbg ≈1.2×10-8 F/cm-2 is the capacitance of the Si back gate. To investigate the channellimited mobility, we also measured the back gate dependence of the conductivity in a fourterminal configuration at different temperatures. Our four-terminal conductivity measurement
suggests a mobility improvement from 38 cm2V-1s-1 to 52 cm2V-1s-1 for the negative gate sweep
direction. In addition to the defects and/or impurities in the BP crystals (as shown in Fig. 6.3.1),
other factors such as the surface oxidation and non-ideal BP/dielectric interface may also
degrade the mobility. We also know that the electrical conductivity of BP crystals is anisotropic.
The carriers mobility along the x-direction (lighter effective mass) is 1.5-1.8 times higher than
that along the y-direction (heavier effective mass), as reported in previous literatures.35, 116 It is
worth to note that our transport measurement is taken along the y-direction (heavier effective
mass), which can be concluded from later photocurrent measurements. Although, the field-effect
mobility observed in this device is significantly lower than the mobility values for bulk
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phosphorus crystals, it is comparable to those reported for few nanometer thick BP crystals.34, 35,
117

Fig. 6.3.6 (a) back gate dependence contact resistance of 13.0 nm BP FET at different
temperatures (b) back gate dependence channel resistance of BP FET at different temperatures
(c) Gate dependence 4-probe conductivity at different temperature of holes of BP FET (d)
Temperature dependence 4-probe field effect mobility of holes of BP FET and its temperature
dependence 4-probe field effect mobility of holes in inset
The contact resistances were estimated from four probe measurements. As shown in Fig.
6.3.6 (a), the contact resistance estimated as Rc = [(Vds/Ids -Rch)/2]xW increases from ~50 KΩ·µm
at Vbg = -60 V to over 90 KΩ·µm at Vbg = 0 V at room temperature, where Vds/Ids is the total
resistance of the device and Rch is the channel resistance extracted from the four-terminal
measurements. Such a large contact resistance is expected to considerably reduce Vbg_eff and
Vds_eff, especially at low Vbg and high Vds (e.g.Vbg = -20 V and Vds = -1 V), where the voltage drop
at the contacts (RCIds for Vbg and 2RCIds for Vds) is most significant. At high Vbg and low Vds,
RCIds is relatively small compared to the applied Vbg and Vds, leading to nearly linear Ids-Vds
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characteristics.77 In addition to the presence of a Schottky barrier, possible sample surface
oxidation during fabrication process may also contribute to the large contact resistance.35, 117
Fig. 6.3.6 (b) shows the gate dependence channel resistance at different temperatures of BP FET
extracted from four terminal measurements which clearly shows two regions. At more negative
back gate region, the channel resistance at low temperature is lower than its value at high
temperature showing metallic behavior. But at low negative back gate region, the channel
resistance at low temperature is higher than at high temperature region suggesting insulating
behavior. Such metal to insulator transition is also observed temperature dependence hole
conductivity curve as shown in Fig. 6.3.6 (c). The 4 –probe field-effect mobility was calculated
by using standard formula µ = L/W×dσ/dVbg/Cbg from the gate dependence conductivity curve at
high negative gate voltage region. The temperature dependence mobility of hole is shown in Fig.
6.3.6 (d). The mobility of hole increases with decreases of temperature suggesting phonon
limited channel mobility of hole. On the other hand, the mobility of electron is calculated ~45
cm2V-1s-1 which is almost constant at all temperature suggesting the electrons carrier is largely
limited by schottky barrier.
6.3.4 BLACK PHOSPHORUS MOLYBDENUM DISULFIDE JUNCTION DIODE
Heterostructures based on two-dimensional (2D) materials have evolved exciting
research field. Two dimensional materials have covalent bonds in-plane and van der Waals
bonds between planes. So, when one type of 2D material comes into another type of 2D material,
which enable the artificial stacking of 2D crystals on top of each other without the constraint of
atomic commensurability. By choosing 2D materials with different band gaps and work
functions, vertical integration of layered materials heterostrectures with tunable carrier
concentrations can open up new device platform for future optoelectronic devices such as
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photovoltaics, light-emitting diodes, and photodetectors.120-12459, 120 Recently it is shown that the
van der Waals heterostructures consisting of transition metal dichalcogenides (TMDs) are ideal
candidates due to their unique optical properties and strong light-material interactions.1, 125-1282D
p-n heterojunctions can be realized by simply stacking two TMD materials together.59,

129-131

Unlike the conventional chemically doped p-n homojunctions, this 2D p-n heterojunctions
provide an ideal ideality factor while concerns of lattice mismatches between materials are
eliminated.132Black phosphorous (BP) has been demonstrated as another class of 2D material for
electronics and optoelectronics.38, 133-135 Bulk BP has a band gap 0.3 eV and few-layers BP have
a thickness-dependent direct band gap ranging from 0.3 eV to 2 eV. The vertical heterojunction
of TMDs and BP offers new possibilities for designing p-n junction semiconductor devices. BP
is p-type semiconductor and MoS2 is n-type semiconductor. It is worth to investigate the p-n
junction device performance by stacking BP and molybdenum disulfide (MoS2) as vertical p-n
junction.

Fig. 6.3.7 (a) Schematic illustration of a BP-MoS2 p-n junction with optical image of the junction
on the top (b) Schematic illustration of the crystal structure of the junction(c) Gate-dependent
transport characteristics for 8.0 nm BP (red curve) and 5.0 nm MoS2 (blue curve) at Vds = 100
mV, respectively. Inset: the same gate-dependent transport characteristics in a semi-log plot. (d)
I-V curves at various gate voltages measured MoS2-BP p-n junction.
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Few layers MoS2 flakes were prepared on scotch tape from bulk crystal by mechanical
cleavage method and transferred on PDMS patch. The PDMS patch with MoS2 was put on glass
slide and made ready to transfer. BP flakes were transferred on Si/SiO2 substrate and quickly
scanned by optical microscope to find few layer better flakes. To make vertical MoS2 and BP p-n
junction, the MoS2 on PDMS patch was immediately transferred on the target BP sample homebuilt precision transfer stage. PMMA was spin casted immediately to prevent oxidation of BP.
Electrodes were defined by standard e-beam lithography with subsequent deposition of 5nm Ti
and 40 nm Au. To measure MoS2 and BP properties, two pairs of separate electrodes were
designed to MoS2 and BP separately. The inner pair of electrodes, one on BP and another on
MoS2 were used to study the MoS2-BP p-n vertical junction properties. We measure the
electrical property of the junction in high vacuum (~ 10-6torr) with the gate voltage applied to the
Si substrate to adjust the carrier concentration in each material. Fig. 6.3.7(a) shows the typical
design of MoS2-BP p-n vertical junction and device optical image on the top.
First of all, we measured the transfer characteristics of BP and MoS2 devices
separately to test their quality. At zero gate bias, BP shows typical p-type behaviour and
MoS2 shows n-type behaviour forming a p-n junction in the overlap region as expected.
Fig. 6.3.7 (c) shows gate-dependent transfer characteristics of BP (red curve) at Vds = 100 mV and MoS2 (blue curve) at Vds = 100 mV, respectively with semi-log plot in inset.
As the gate voltage increases to 60V, the BP crystal becomes n-doped whereas the MoS2
layers become an elevated electron concentration. The I-V characteristics of the BP-MoS2
p-n junction were measured at various gate voltages. Consistent with the gate-tuneable
transport curves, the unintentional doping at zero gate bias allows for strong rectification
of drain current. This rectification ratio reduces when the carrier concentrations in the
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junction region are electrostatically modified. Although the observed I-V characteristics
are similar to conventional p-n junctions, the electronic tunability of vertical p-n
heterostructures are likely to be attributed to tunnelling-assisted interlayer recombination
due to their absence of depletion region.125 Details of the device characteristics with photo
current measurement is reported in Nanoscale in 2015.136
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CHAPTER 7 DIELECTRIC INTEGRATION
7.1 INTRODUCTION
Si substrates with thermally grown 290 nm or 270 nm SiO2were used to study the
fundamental transport mechanisms of TMDs FET devices which described in previous chapters.
Other dielectric materials like Al2O3, h-BN transferred on Si/SiO2 substrates to fabricate TMDs
FET devices and measured in back gate configuration. The thicker dielectrics in back gate
configuration requires large operating gate voltage to tune the channel which limits it practical
applications. Adequate decrease of the dielectric thickness is one of the methods to decrease the
operating voltage but the decrease of dielectric thickness causes different problems including
gate leakage current, high power consumption also hard to control surface quality. On the other
hand, the size of the transistor is equally important for high demand of miniaturization of
electronic devices. Continuous miniaturization of electronic devices causes the short channel
effect which caused by the encroachment of electric field from drain and source electrodes. Use
of high-k dielectric as a gate dielectric help to prevents the short channel effect as discussed in
chapter 1 as well as decrease the gate leakage current. Table 7.1.1 shows the most commonly
used dielectrics for CMOS applications with dielectric constant, band gap and crystal structure.
The performance of the 2D electronic devices is affected directly and indirectly by dielectric
surface properties and surface chemistry. So the selection of dielectric to integrate with 2D
electronic devices is crucial. High-k dielectric is essential to screen the coulomb scattering as
well as to reduce the short channel effect. Different high-k dielectrics are used in TMDs based
electronics including Al2O3, HfO2deposited by atomic layer deposition (ALD) technique. Atomic
layer deposition (ALD) is the common practice to deposit high-k dielectrics on the surface of 2D
layer semiconductors.137-139 One of the difficult challenges scientific communities are struggling
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is to deposit high-quality high-k dielectrics on the top surfaces of 2D layer semiconductors such
as MoS2, graphene because of the unsaturated bonds out of planes of layer materials. Different
chemical treatment, UV and ozone exposure on the MoS2 surface are the successful methods to
functionalize the inert MoS2 surface for ALD process.

140-142

Low-temperatures ALD grown by

chemical treatment on the MoS2 surface raises concerns of high levels of impurities, such as OH
and C residues in the dielectric film and MoS2 surface, as well as the repeatability of the process
is main issue.143,
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This effect clearly degrades the electrical properties of ultrathin TMDs

channel. UV exposure on the MoS2 surface to functionalize the surface by oxygen adsorption to
deposit high-κ could affect the optical and electrical properties of MoS2.145 The effort to
functionalize the MoS2 surface to deposit high-k dielectrics causes the severe changes of MoS2
properties.141-145 To overcome these difficulty we proposed new facile approach to get high-κ
dielectric by thermal oxidation of 2D metallic layered TMDs. First, we prepared the TaS2 ultrathin and ultra-smooth flakes by mechanical exfoliation method from commercially available 1T
TaS2 crystal. The flakes were oxidized as described in method section.
Material

Dielectric constant

Band gap (eV)

Crystal structure

SiO2

3.9

8.9

Amorphous

Al2O3

9

8.7

Amorphous

TiO2

80-100

3.5

Tetragonal

Ta2O5

26

4.5

Orthorhombic

HfO2

25

5.7

Monoclinic, tetragonal, cubic

ZrO2

25

7.8

Monoclinic, tetragonal, cubic

Y2O3

15

5.6

Cubic

La2O3

30

4.3

Hexagonal, cubic

MgO

9.8

7.3

Cubic

Si3N4

-

-

Amorphous

Er2O3

14.4

7.5

-
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PrO2

25

3-4

Cubic

Parylene-C

3.5

-

Amorphous

Gd2O3

24

-

-

ZrSiO4

-

-

Amorphous

HfSiO4

-

-

Amorphous

Table 7.1.1 Some of the possible high – κ dielectrics with their dielectric constant, band gap and
crystal structure146
7.2 EXPERIMENTAL DETAILS
7.2.1 C-V MEASUREMENT DESIGN
For capacitance-voltage (C-V) measurement, MIM junctions were designed by
sandwiching an ultrathin Ta2O5 between a pair of metal electrodes. First, bottom electrodes
consisting of 10 nm of platinum (Pt) with 5 nm of titanium (Ti) adhesion layer were patterned on
Si substrates with 290 nm of thermal oxide using electron beam lithography followed electron
beam deposition and lift-off. Next, Ultra-thin and ultra-smooth TaS2 flakes were produced by
mechanical exfoliation from commercial available 1T TaS2 crystals on Poly-dimethylsiloxane
(PDMS) stamp and subsequently transferred on the top of the Pt electrodes147 and heated to
300°C for 3 hours in ambient air to convert the its oxide form. Finally, top electrodes were
fabricated by e-beam lithography and deposition of 10 nm Ti and 30 nm Au. The C-V
measurements were done with an Agilent 4284A Precision LCR Meter with respect to the
variation of bias voltage and frequency.
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Fig. 7.2.1 MIM junction device of Ta2O5 dielectric for C-V measurement
7.2.2 FET DESIGN ELECTRICAL TRANSPORTMEASUREMENTS
Thin and ultra-smooth graphite flakes were made by mechanical cleavage method and
transferred onto Si/SiO2 substrates. Ultra-thin and ultra-smooth TaS2 flakes were produced by
mechanical exfoliation from commercial available TaS2 crystals on PDMS stamp and
subsequently transferred on the top of graphite by home built precision transfer stage. Optical
microscope and Park-Systems XE-70 noncontact mode atomic force microscope were used to
identify and characterize thin TaS2 flakes. The substrates with thin TaS2 flakes were heated at
300°C for 3 hrs in ambient environment to oxidize completely. The oxidized flakes were further
characterized by optical microscope and XE-70 non-contact mode atomic force microscope. Few
layer MoS2 flakes were exfoliated on PDMS stamp and transferred onto oxidized TaS2 flakes.
Drain and source electrodes were defined on MoS2 flakes by conventional e-beam lithography
and gate electrode was connected to graphite. MoS2 FETs were fabricated by electron beam
deposition of 5 nm of Ti covered by 40 nm of Au. For top gate measurement, oxidized TaS2
flakes on Si/SiO2 substrate were pickup by using polycarbonate (PC) and transferred on the top
of fabricated MoS2 FETs. Top gate was defined on the top of transferred oxidized TaS2 by ebeam lithography and subsequent electron beam deposition of 10 nm of Ti covered by 40 nm of
Au. Transport properties of the fabricated MoS2 FET devices were measured by a Keithley 4200-
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SCS semiconductor parameter analyzer in a Lakeshore TTPX Cryogenic probe station under
high vacuum (1x10-6Torr).

(a)

Ta2O5

D

(b)
MoS2

MoS2
D

graphite

S
Gate

Ta2O5

Top-gate
S

Fig. 7.2.2 optical images of MoS2 FET devices (a) back gate configuration and (b) top gate
configuration
7.3 RESULTS AND DISCUSSION
7.3.1 THERMAL ASSIST SYNTHESIS AND CHARACTERIZATION OF Ta2O5
FLAKES
First of all, TaS2 flakes are prepared on Si/SiO2 substrate by mechanical cleavage method
and kept it on hot plate at 300°C about 3 hours in ambient condition. The optical contrast of the
flakes under same field of view of optical microscope shows clear difference before and after
thermal treatment as shown in Fig.7.2.1 (a, b) which might indicate different chemical
composition. Then we characterized the surface topography of the flakes by non-contact mode
AFM. The AFM image reveals that the surface features preserve after heating of TaS2. Fig.7.2.1
(c, d) show the AFM images of TaS2 flakes on Si/SiO2 substrates before and after heating at
300°C for 3 hrs.
To reveal the surface chemical composition and chemical states before and after the
heating, X-ray photoelectron spectroscopy (XPS)were performed by using a Kratos Axis Ultra
XPS system with a monochromatic Aluminum (Al) source. The samples were exfoliated from
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crystals right before XPS measurement and then immediately put into the XPS chamber to avoid
oxidation since TaS2 is sensitive to air. Pass energy of 20 eV were used with 0.1 eV scanning
step for photoelectron detection. Carbon 1s reference line, 284.6 eV, was used to calibrate the
charging effect. Fig.7.2.1 (e, f) show Ta 4f7/2and 4f5/2 spectra before (red line) and after (black
line) the oxidation. As can be seen in Fig.7.2.1 (e, f), the Ta 4f orbit of transferred TaS2 flakes
has two peaks located at 22.7 and 24.7 eV, which are assigned to the doublet of Ta 4f7/2and Ta
4f5/2. It is clearly evident that after oxidation binding energies for 4f7/2andTa 4f5/2are shifted to
25.8 eV and 27.7 eV, consistent with the spectral profile of Ta2O5.148-151 From the XPS spectra, it
is evident that the process has successfully converted 2D TaS2 into Ta2O5.

Fig.7.3.1 (a, b) Optical image of thin TaS2 template on Si/SiO2 substrate after transfer form
scotch tape with repeated splitting of bulk 1T TaS2 and corresponding optical image of template
after heating at 300°C for 3hrs in ambient environment. (c, d) AFM image of TaS2 template
before heating and after heating at 300°C for 3hrs in ambient environment (e, f) XPS spectra of
TaS2 and synthesized Ta2O5
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7.3.2 C-V MEASUREMENT
To find out the dielectric constant of as prepared dielectric from oxidation process, MIM
junction is prepared by sandwiching oxidized TaS2 in between two metal electrodes. Capacitance
was measures by sweeping DC bias voltage with ac voltage keeping 100mV at frequency 500 Hz
and 1 kHz. At both frequencies, we observed applied voltage is independent of value of
measured capacitance. To test the consistency, we did C-V measurement for different thickness
sample ranging from 5 nm to 35 nm and with multiple electrodes having different areas. The
mean capacitance measured for given thickness varies linearly with area of electrodes and nearly
passing through the origin. The linear dependence of capacitance with area suggesting the TaS2
layers is completely oxidized irrespective of the thickness of the sample. The C-A curve passes
through the origin suggests the negligible background/parasitic capacitance. Fig.7.3.2 (a) inset
shows the typical MIM junction device. It consists of 3 sets of MIM junction devices with
different width of top electrodes and width of common bottom electrode is 5 µm. We can make
seven MIM junction devices out of 3 electrodes by taking individual electrodes and possible
distinct combinations of the electrodes in regards of their area for C-V measurements.
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Fig.7.3.2 (a) Area dependence capacitance plot of 19 nmTa2O5 dielectric measured by C-V
measurement. Inset shows the optical image of corresponding device for C-V measurement. (b)
Capacitance per unit area versus inverse of thickness of Ta2O5 plot. The slope of the plot gives
the dielectric constant of Ta2O5 according to parallel plate capacitor model.
We extracted capacitance per unit area (C/A) of different thickness samples by measuring
capacitance of corresponding Ta2O5 MIM devices. Fig.7.3.2 (b) is the plot of capacitance per
unit area with respect to inverse of thickness. The plot fits well with parallel plate capacitor
model:
&=

m y


where C is capacitance, t is thickness, and κ is dielectric constant of Ta2O5, A is area
electrode covering the Ta2O5 and z{ is permittivity of free space.
The linear relation C/A vs inverse thickness suggests the complete oxidation of TaS2 by
thermal oxidation approach. The dielectric constant is determined by using parallel plate
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capacitor model. The dielectric constant (κ) of as prepared Ta2O5 is determined to be ~ 14.5 by
capacitance-voltage (C-V) measurement.
7.3.3 TRANSPORT MEASUREMENTS IN BACK GATE CONFIGURATION
Electrical transport properties of the fabricated MoS2 FET devices were measured by a
Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station under
high vacuum (~1x10-6 torr). Fig.7.3.3 (a) shows typical output characteristics (Ids - Vds) for a 3.9
nm thick MoS2 device on 8 nm Ta2O5 measured at room temperature in back gate configuration.
The Ids - Vds curves are linear at lower drain source voltage region and shows clear current
saturation at sufficiently higher drain source voltage region. The observed current saturation is
mainly caused by the reduction of the effective gate voltage and drain-source bias voltage due to
the relatively metal-MoS2 contact resistance. 152 The saturation current still has room to improve
since we used metal electrodes which has non-negligible contact resistance. Contact phase
engineering, using tunable electrode are the possible solution to further improve the device
performance.29, 107
Fig.7.3.3 (b) shows the transfer characteristics of the same MoS2 FET with drain source
voltage (Vds) is 100mV. We observed the n-type conduction with ON/OFF ratio is in the order of
105 and nearly hysteresis free transfer curve with ideal subthresold swing (SS) 64 mV/dec. This
indicates that the Ta2O5 surface is charge impurities/traps, defects free surface and clean
dielectric/channel interface. The long range Coulomb scattering originating from the charged
impurities in the SiO2 substrate or at the substrate/graphite interface are adequate to screen by
graphite layers.55, 153 In addition, the surface roughness of the Ta2O5 surface is comparable to
mechanically exfoliated 2D materials like h-BN which reduces the surface roughness scattering
of charge carriers on the MoS2 channel.154 Moreover, we don’t observe the gate leakage current
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for enough range of applied gate voltage. These properties of high-κ Ta2O5 dielectric are ideal
for TMDs base FETs. The room temperature two-terminal field-effect mobility is calculated
using the expression,
μ#$ =

`
./
%
%
×
×
×
a *'( &'( */

where L, W, Vds, Ids and Vbg are channel length, channel width, drain voltage, drain
current, and back-gate voltage, respectively. Cbg is the capacitance per unit area of gate
dielectric. The calculated two-terminal field-effect mobility of MoS2 FET devices lies between
20-50 cm2V-1s-1.

Fig.7.3.3 (a) Room-temperature output characteristics of the 6.0 nm MoS2 device. Inset shows
the linear I-V at low bias region. (b) Room-temperature transfer characteristics of MoS2 FET
device in semi-log and linear scale. Red color represents the forward sweep direction and the
blue color represents backward sweep direction.
7.3.4 TRANSPORT MEASUREMENTS IN DUAL GATE CONFIGURATION
We also fabricated dual gate MoS2 FET devices to characterize its transport properties.
We measured the dual gated MoS2 FET devices in single gate and dual gate configurations. We
applied back gate voltage to tune the contact and the top gate to tune the channel region.
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Fig.7.3.4 (a) shows the I-V characteristics of the 5.6 nm MoS2 device in dual gate configuration
with Vbg = 60 V with different top gate voltage from -2 V to 1V with 0.4 V step size. We
observed clear the gate modulation and current saturation of output curve mainly caused by the
reduction of the effective gate voltage and drain-source bias voltage due to the relatively metalMoS2 contact resistance. At low drain source voltage region as shown in Fig.7.3.4 (a) inset, the
current varies linearly with voltage and, at high drain source voltage region, drain source shows
current saturation. We observed similar property for all back gate voltages ranging from 0V to
60V. Fig.7.3.4 (b) and (c) depict the transfer characteristics of dual gate MoS2 FET device in
semi-log scale and linear scale at Vds =100 mV. We calculated subthresold swing (SS) 61
mV/dec which is nearly same for all applied back gate voltages. We consistently observed
similar values for all dual gated MoS2devices. We calculated the mobility of the dual gated
devices varies between 50-80 cm2V-1s-1. The high performance and better electrical control is
sensing for dual gated devices since the top gate is used to change the carrier density in the
channel and back gate is effective to reduce the contact resistance.

Fig.7.3.4 (a) Room-temperature output characteristics of the 6.5 nm MoS2 device. Inset shows
the linear I-V at low bias region. (b, c) Room-temperature transfer characteristics of MoS2 FET
device in semi-log and linear scale with different back voltages.
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7.4 SUMMARY
In conclusion, we successfully developed the facile transformation of two dimensional
transitional metals into high-κ dielectric transitional metal oxides. Optical contrast of thermally
treated sample in oxygen environment shows clear color contrast, indicating the change of
chemical composition during process. XPS measurements conforms the oxidation and C-V
measurements determines dielectric constant. We fabricated the MoS2 field effect transistors in
back gate and dual gate configurations by using as prepared high-k dielectric. We demonstrated
that the few-layer MoS2 FETs fabricated on thermal-oxidation grown ultra-thin, atomically flat
Ta2O5 flakes as bottom and top-gate dielectrics show high field-effect mobility, near ideal
subthreshold swing, reduced hysteresis, and a high ON/OFF ratio at room temperature. We
attribute improved performance of MoS2 FETs on high quality tantalum oxide high-κ dielectric.
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FUTURE WORK
We found that the dielectric environment is very important for the transport properties of
TMDs based FETs. In addition, the contact material to study the intrinsic transport properties of
TMDs channel is crucial. The fabrication process and strategy is equally important to make
cleaner channel, interfaces between dielectric/channel and channel/contact surfaces.
We introduced a new facile approach to make amorphous transitional metal oxide (TMO)
as potential candidates for high-quality high-κ dielectric for TMDs based field effect transistor
and characterized transport properties in top and back gate configuration. The materials
characterization of such prepared TMOs itself is the important path to test the quality of the
materials and optimize the process to get better quality. In addition, working on the optimization
of our thermal oxidation process to get high quality TMOs from layered materials is important
task to establish universal method.
We found the as prepared TMO high-k dielectric has superior quality in terms of surface
quality and surface defects states. Our transport measurements revealed reduced hysteresis, high
two-terminal field-effect mobility, well saturated drain source current and low subthreshold
swing (61 mV/dec) of MoS2 FETs at room temperature. On the other hand, we characterized the
two terminal pristine TMDs channel field effect by using p-doped/n-doped TMDs contact by van
der Waals stacking method. The contact resistance of such contacts is as low as 0.3 kΩ µm, with
high on/off ratios (up to > 109), high drive currents (exceeding 320 µA µm-1) and record high
cryogenic field effect mobilities (exceeding 2×103 cm2 V-1 s-1 at 5K). Our next step is to combine
as prepared high-κ dielectric to 2D/2D van der Waals assembly to investigate to TMDs true
channel properties. The integration of dielectric engineering and contact engineering is the
exciting idea to investigate the true channel properties of TMDs field effect transistor. The
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heterostructure of high κ dielectric and 2D/2Dvan der Waals assembly expected to reveal the true
intrinsic limit of their electrical performance at low resistance ohmic contact.
Scaling is important for practical application of field effect transistor. But, as the channel
length decreases, short channel effects come in to play and compromise the device performance.
Top-gate n-type high performance TMDs FET has been readily achieved. However, high
performance top gated p-type TMD devices, with high driving current, enough on/off ratio and
sharp subthreshold swing, are also needed for high performance, low power complimentary
electronics. The performance of p-type TMDs FETs is still largely limited by non-ideal contacts
due to the presence of significance schottky barrier and non-ideal dielectric environment. Charge
carriers are concentrated on the top surface of the channel in top gate configuration and separate
from the bad gate dielectric which mitigates the back gate dielectric effect on the carriers of the
TMDs channel materials. The integration of low resistance TMDs field effect transistor and as
prepared TMOs high-k dielectric with optimize its thickness for the better control over the field
effect transistor in low operating voltage is the ultimate idea to explore its true channel properties
without short channel effect.
We developed unique method for low-resistance ohmic contacts achieved using the novel
2D/2D contact strategy and novel technique for dielectric integration. The next step is to explore
the rich quantum physics in TMDs 2DEGs and 2DHGs by using the developed contact
engineering and dielectric integration. It is expected to extract important information about the
electronic structure of these systems, such as cyclotron mass, quantum scattering time, and
degeneracy level and quantum phenomena such as quantum Hall effects.

117

REFERENCES
1.

Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and

optoelectronics of two-dimensional transition metal dichalcogenides. Nat Nanotechnol 2012, 7,
699-712.
2.

Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS2

transistors. Nat Nanotechnol 2011, 6, 147-50.
3.

Kim, S.; Konar, A.; Hwang, W.-S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo,

J.-B.; Choi, J.-Y.; Jin, Y. W.; Lee, S. Y.; Jena, D.; Choi, W.; Kim, K. High-mobility and lowpower thin-film transistors based on multilayer MoS2 crystals. Nature Commun. 2012, 3, 1011.
4.

Zhang, Y.; Tang, T. T.; Girit, C.; Hao, Z.; Martin, M. C.; Zettl, A.; Crommie, M. F.;

Shen, Y. R.; Wang, F. Direct observation of a widely tunable bandgap in bilayer graphene.
Nature 2009, 459, 820-3.
5.

Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and

optoelectronics of two-dimensional transition metal dichalcogenides. Nat Nano 2012, 7, 699712.
6.

Butler, S. Z.; Hollen, S. M.; Cao, L.; Cui, Y.; Gupta, J. A.; Gutiérrez, H. R.; Heinz, T. F.;

Hong, S. S.; Huang, J.; Ismach, A. F.; Johnston-Halperin, E.; Kuno, M.; Plashnitsa, V. V.;
Robinson, R. D.; Ruoff, R. S.; Salahuddin, S.; Shan, J.; Shi, L.; Spencer, M. G.; Terrones, M.;
Windl, W.; Goldberger, J. E. Progress, Challenges, and Opportunities in Two-Dimensional
Materials Beyond Graphene. ACS Nano 2013, 7, 2898-2926.
7.

Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S.

V.; Geim, A. K. Two-dimensional atomic crystals. Proc. Natl. Acad. Sci. 2005, 102, 1045110453.

118

8.

Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.;

Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. Science
2004, 306, 666-669.
9.

Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS2

transistors. Nature Nanotech. 2011, 6, 147-150.
10.

Yin, Z.; Li, H.; Li, H.; Jiang, L.; Shi, Y.; Sun, Y.; Lu, G.; Zhang, Q.; Chen, X.; Zhang, H.

Single-Layer MoS2 Phototransistors. ACS Nano 2012, 6, 74-80.
11.

Radisavljevic, B.; Kis, A. Mobility engineering and a metal–insulator transition in

monolayer MoS2. Nat Mater 2013, 12, 815-820.
12.

Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. Intrinsic Electronic

Transport Properties of High-Quality Monolayer and Bilayer MoS2. Nano Lett. 2013, 13, 42124216.
13.

Zhang, Y.; Ye, J.; Matsuhashi, Y.; Iwasa, Y. Ambipolar MoS2 Thin Flake Transistors.

Nano Lett. 2012, 12, 1136–1140.
14.

Jariwala, D.; Sangwan, V. K.; Late, D. J.; Johns, J. E.; Dravid, V. P.; Marks, T. J.;

Lauhon, L. J.; Hersam, M. C. Band-like transport in high mobility unencapsulated single-layer
MoS2 transistors. Appl. Phys. Lett. 2013, 102, 173107.
15.

Ye, J. T.; Zhang, Y. J.; Akashi, R.; Bahramy, M. S.; Arita, R.; Iwasa, Y. Superconducting

dome in a gate-tuned band insulator. Science 2012, 338, 1193-6.
16.

Tongay, S.; Zhou, J.; Ataca, C.; Lo, K.; Matthews, T. S.; Li, J.; Grossman, J. C.; Wu, J.

Thermally Driven Crossover from Indirect toward Direct Bandgap in 2D Semiconductors:
MoSe2 versus MoS2. Nano Lett. 2012, 12, 5576.

119

17.

Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. High-

Performance Single Layered WSe2 p-FETs with Chemically Doped Contacts. Nano Lett. 2012,
12, 3788–3792.
18.

Jones, A. M.; Yu, H.; Ghimire, N. J.; Wu, S.; Aivazian, G.; Ross, J. S.; Zhao, B.; Yan, J.;

Mandrus, D. G.; Xiao, D.; Yao, W.; Xu, X. Optical generation of excitonic valley coherence in
monolayer WSe2. Nat Nano 2013, 8, 634-638.
19.

Liu, W.; Kang, J.; Sarkar, D.; Khatami, Y.; Jena, D.; Banerjee, K. Role of Metal Contacts

in Designing High-Performance Monolayer n-Type WSe2 Field Effect Transistors. Nano Lett.
2013, 13, 1983-1990.
20.

Li, S. L.; Tsukagoshi, K.; Orgiu, E.; Samori, P. Charge transport and mobility

engineering in two-dimensional transition metal chalcogenide semiconductors. Chem Soc Rev
2015.
21.

Chhowalla, M.; Shin, H. S.; Eda, G.; Li, L. J.; Loh, K. P.; Zhang, H. The chemistry of

two-dimensional layered transition metal dichalcogenide nanosheets. Nat Chem 2013, 5, 263-75.
22.

Akinwande, D.; Petrone, N.; Hone, J. Two-dimensional flexible nanoelectronics. Nat

Commun 2014, 5, 5678.
23.

Geim, A. K.; Grigorieva, I. V. Van der Waals heterostructures. Nature 2013, 499, 419-

25.
24.

Suzuki, R.; Sakano, M.; Zhang, Y. J.; Akashi, R.; Morikawa, D.; Harasawa, A.; Yaji, K.;

Kuroda, K.; Miyamoto, K.; Okuda, T.; Ishizaka, K.; Arita, R.; Iwasa, Y. Valley-dependent spin
polarization in bulk MoS2 with broken inversion symmetry. Nat Nanotechnol 2014, 9, 611-7.
25.

Zeng, H.; Dai, J.; Yao, W.; Xiao, D.; Cui, X. Valley polarization in MoS2 monolayers by

optical pumping. Nat Nanotechnol 2012, 7, 490-3.

120

26.

Jones, A. M.; Yu, H.; Ghimire, N. J.; Wu, S.; Aivazian, G.; Ross, J. S.; Zhao, B.; Yan, J.;

Mandrus, D. G.; Xiao, D.; Yao, W.; Xu, X. Optical generation of excitonic valley coherence in
monolayer WSe2. Nat Nanotechnol 2013, 8, 634-8.
27.

Mak, K. F.; He, K.; Shan, J.; Heinz, T. F. Control of valley polarization in monolayer

MoS2 by optical helicity. Nat Nanotechnol 2012, 7, 494-8.
28.

Lembke, D.; Bertolazzi, S.; Kis, A. Single-layer MoS2 electronics. Acc Chem Res 2015,

48, 100-10.
29.

Kappera, R.; Voiry, D.; Yalcin, S. E.; Branch, B.; Gupta, G.; Mohite, A. D.; Chhowalla,

M. Phase-engineered low-resistance contacts for ultrathin MoS2 transistors. Nat Mater 2014, 13,
1128-34.
30.

Lee, C. H.; Silva, E. C.; Calderin, L.; Nguyen, M. A.; Hollander, M. J.; Bersch, B.;

Mallouk, T. E.; Robinson, J. A. Tungsten Ditelluride: a layered semimetal. Sci Rep 2015, 5,
10013.
31.

Takao, Y.; Morita, A. Electronic-Structure of Black Phosphorus - Tight-Binding

Approach. Physica B & C 1981, 105, 93-98.
32.

Baba, M.; Izumida, F.; Morita, A.; Koike, Y.; Fukase, T. Electrical-Properties of Black

Phosphorus Single-Crystals Prepared by the Bismuth-Flux Method. Jpn J Appl Phys 1 1991, 30,
1753-1758.
33.

Akahama, Y.; Endo, S.; Narita, S. Electrical-Properties of Black Phosphorus Single-

Crystals. J Phys Soc Jpn 1983, 52, 2148-2155.
34.

Morita, A. Semiconducting Black Phosphorus. Appl Phys a-Mater 1986, 39, 227-242.

35.

Liu, H.; Neal, A. T.; Zhu, Z.; Luo, Z.; Xu, X.; Tománek, D.; Ye, P. D. Phosphorene: An

Unexplored 2D Semiconductor with a High Hole Mobility. Acs Nano 2014.

121

36.

Li, L.; Yu, Y.; Ye, G. J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X. H.; Zhang, Y. Black

phosphorus field-effect transistors. Nat Nanotechnol 2014, 9, 372-7.
37.

Wood, J. D.; Wells, S. A.; Jariwala, D.; Chen, K. S.; Cho, E.; Sangwan, V. K.; Liu, X.;

Lauhon, L. J.; Marks, T. J.; Hersam, M. C. Effective passivation of exfoliated black phosphorus
transistors against ambient degradation. Nano Lett 2014, 14, 6964-70.
38.

Hong, T.; Chamlagain, B.; Lin, W.; Chuang, H. J.; Pan, M.; Zhou, Z.; Xu, Y. Q.

Polarized photocurrent response in black phosphorus field-effect transistors. Nanoscale 2014, 6,
8978-83.
39.

Benameur, M. M.; Radisavljevic, B.; Heron, J. S.; Sahoo, S.; Berger, H.; Kis, A.

Visibility of dichalcogenide nanolayers. Nanotechnology 2011, 22, 125706.
40.

Li, H.; Lu, G.; Yin, Z.; He, Q.; Li, H.; Zhang, Q.; Zhang, H. Optical identification of

single- and few-layer MoS(2) sheets. Small 2012, 8, 682-6.
41.

Castellanos-Gomez, A.; Barkelid, M.; Goossens, A. M.; Calado, V. E.; van der Zant, H.

S.; Steele, G. A. Laser-thinning of MoS(2): on demand generation of a single-layer
semiconductor. Nano Lett 2012, 12, 3187-92.
42.

Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, A.; Jung, I.;

Tutuc, E.; Banerjee, S. K.; Colombo, L.; Ruoff, R. S. Large-area synthesis of high-quality and
uniform graphene films on copper foils. Science 2009, 324, 1312-4.
43.

Lee, Y. H.; Zhang, X. Q.; Zhang, W.; Chang, M. T.; Lin, C. T.; Chang, K. D.; Yu, Y. C.;

Wang, J. T.; Chang, C. S.; Li, L. J.; Lin, T. W. Synthesis of large-area MoS2 atomic layers with
chemical vapor deposition. Adv Mater 2012, 24, 2320-5.
44.

Geim, A. K.; Novoselov, K. S. The rise of graphene. Nat Mater 2007, 6, 183-91.

122

45.

Radisavljevic, B.; Kis, A. Mobility engineering and a metal-insulator transition in

monolayer MoS(2). Nat Mater 2013, 12, 815-20.
46.

Zhang, Y.; Ye, J.; Matsuhashi, Y.; Iwasa, Y. Ambipolar MoS2 thin flake transistors.

Nano Lett 2012, 12, 1136-40.
47.

Bao, W.; Cai, X.; Kim, D.; Sridhara, K.; Fuhrer, M. S. High mobility ambipolar MoS2

field-effect transistors: Substrate and dielectric effects. Applied Physics Letters 2013, 102,
042104.
48.

Li, S. L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W. W.; Lin, Y. F.;

Aparecido-Ferreira, A.; Tsukagoshi, K. Thickness-dependent interfacial Coulomb scattering in
atomically thin field-effect transistors. Nano Lett 2013, 13, 3546-52.
49.

Kim, S.; Konar, A.; Hwang, W. S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo,

J. B.; Choi, J. Y.; Jin, Y. W.; Lee, S. Y.; Jena, D.; Choi, W.; Kim, K. High-mobility and lowpower thin-film transistors based on multilayer MoS2 crystals. Nat Commun 2012, 3, 1011.
50.

Cui, X.; Lee, G. H.; Kim, Y. D.; Arefe, G.; Huang, P. Y.; Lee, C. H.; Chenet, D. A.;

Zhang, X.; Wang, L.; Ye, F.; Pizzocchero, F.; Jessen, B. S.; Watanabe, K.; Taniguchi, T.;
Muller, D. A.; Low, T.; Kim, P.; Hone, J. Multi-terminal transport measurements of MoS2 using
a van der Waals heterostructure device platform. Nat Nanotechnol 2015, 10, 534-40.
51.

Kaasbjerg, K.; Thygesen, K. S.; Jacobsen, K. W. Phonon-limited mobility inn-type

single-layer MoS2from first principles. Physical Review B 2012, 85.
52.

Wang, X.; Xu, J.-B.; Wang, C.; Du, J.; Xie, W. High-Performance Graphene Devices on

SiO2/Si Substrate Modified by Highly Ordered Self-Assembled Monolayers. Adv. Mater. 2011,
23, 2464-2468.

123

53.

Dean, C. R.; Young, A. F.; Meric, I.; Lee, C.; Wang, L.; Sorgenfrei, S.; Watanabe, K.;

Taniguchi, T.; Kim, P.; Shepard, K. L.; Hone, J. Boron nitride substrates for high-quality
graphene electronics. Nat Nanotechnol 2010, 5, 722-6.
54.

Chamlagain, B.; Li, Q.; Ghimire, N. J.; Chuang, H. J.; Perera, M. M.; Tu, H.; Xu, Y.;

Pan, M.; Xiao, D.; Yan, J.; Mandrus, D.; Zhou, Z. Mobility improvement and temperature
dependence in MoSe2 field-effect transistors on parylene-C substrate. ACS Nano 2014, 8, 507988.
55.

Ando, T.; Fowler, A. B.; Stern, F. Electronic-Properties of Two-Dimensional Systems.

Rev Mod Phys 1982, 54, 437-672.
56.

Schmidt, H.; Giustiniano, F.; Eda, G. Electronic transport properties of transition metal

dichalcogenide field-effect devices: surface and interface effects. Chem Soc Rev 2015.
57.

Ridley, B. K. The Electron Phonon Interaction in Quasi-2-Dimensional Semiconductor

Quantum-Well Structures. J Phys C Solid State 1982, 15, 5899-5917.
58.

Kaasbjerg, K.; Thygesen, K. S.; Jacobsen, K. W. Phonon-limited mobility in n-type

single-layer MoS_{2} from first principles. Phys. Rev. B 2012, 85, 115317.
59.

Zhu, W.; Low, T.; Lee, Y. H.; Wang, H.; Farmer, D. B.; Kong, J.; Xia, F.; Avouris, P.

Electronic transport and device prospects of monolayer molybdenum disulphide grown by
chemical vapour deposition. Nat Commun 2014, 5, 3087.
60.

Hwang, E. H.; Adam, S.; Sarma, S. D. Carrier transport in two-dimensional graphene

layers. Phys Rev Lett 2007, 98, 186806.
61.

Li, S.-L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W.-W.; Lin, Y.-F.;

Aparecido-Ferreira, A.; Tsukagoshi, K. Thickness-Dependent Interfacial Coulomb Scattering in
Atomically Thin Field-Effect Transistors. Nano Letters 2013, 13, 3546-3552.

124

62.

Brivio, J.; Alexander, D. T. L.; Kis, A. Ripples and Layers in Ultrathin MoS2

Membranes. Nano Letters 2011, 11, 5148-5153.
63.

Street, R. A. Thin-Film Transistors. Advanced Materials 2009, 21, 2007-2022.

64.

Colinge, J.-P. Multiple-gate SOI MOSFETs. Solid-State Electronics 2004, 48, 897-905.

65.

Avouris, P. Graphene: Electronic and Photonic Properties and Devices. Nano Letters

2010, 10, 4285-4294.
66.

Avouris, P.; Chen, Z. H.; Perebeinos, V. Carbon-based electronics. Nature

Nanotechnology 2007, 2, 605-615.
67.

Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.;

Grigorieva, I. V.; Firsov, A. A. Electric field effect in atomically thin carbon films. Science
2004, 306, 666-9.
68.

Bonaccorso, F.; Sun, Z.; Hasan, T.; Ferrari, A. C. Graphene photonics and

optoelectronics. Nat Photonics 2010, 4, 611-622.
69.

Du, X.; Skachko, I.; Barker, A.; Andrei, E. Y. Approaching ballistic transport in

suspended graphene. Nature Nanotechnology 2008, 3, 491-495.
70.

Wu, Y. Q.; Lin, Y. M.; Bol, A. A.; Jenkins, K. A.; Xia, F. N.; Farmer, D. B.; Zhu, Y.;

Avouris, P. High-frequency, scaled graphene transistors on diamond-like carbon. Nature 2011,
472, 74-78.
71.

Liao, L.; Lin, Y. C.; Bao, M. Q.; Cheng, R.; Bai, J. W.; Liu, Y. A.; Qu, Y. Q.; Wang, K.

L.; Huang, Y.; Duan, X. F. High-speed graphene transistors with a self-aligned nanowire gate.
Nature 2010, 467, 305-308.

125

72.

Zhu, W.; Low, T.; Lee, Y.-H.; Wang, H.; Farmer, D. B.; Kong, J.; Xia, F.; Avouris, P.

Electronic transport and device prospects of monolayer molybdenum disulphide grown by
chemical vapour deposition. Nat Commun 2014, 5, DOI:10.1038/ncomms4087.
73.

Lee, G.-H.; Yu, Y.-J.; Cui, X.; Petrone, N.; Lee, C.-H.; Choi, M. S.; Lee, D.-Y.; Lee, C.;

Yoo, W. J.; Watanabe, K.; Taniguchi, T.; Nuckolls, C.; Kim, P.; Hone, J. Flexible and
Transparent

MoS2

Field-Effect

Transistors

on

Hexagonal

Boron

Nitride-Graphene

Heterostructures. ACS Nano 2013, 7, 7931-7936.
74.

Schmidt, H.; Wang, S.; Chu, L.; Toh, M.; Kumar, R.; Zhao, W.; Castro Neto, A. H.;

Martin, J.; Adam, S.; Özyilmaz, B.; Eda, G. Transport Properties of Monolayer MoS2 Grown by
Chemical Vapor Deposition. Nano Lett. 2014, 14, 1909-1913.
75.

Liu, H.; Neal, A. T.; Ye, P. D. Channel Length Scaling of MoS2 MOSFETs. ACS Nano

2012, 6, 8563-8569.
76.

Neal, A. T.; Liu, H.; Gu, J.; Ye, P. D. Magneto-transport in MoS2: Phase Coherence,

Spin–Orbit Scattering, and the Hall Factor. ACS Nano 2013, 7, 7077-7082.
77.

Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer

MoS2 Transistors with Scandium Contacts. Nano Lett. 2012, 13, 100-105.
78.

Bao, W.; Cai, X.; Kim, D.; Sridhara, K.; Fuhrer, M. S. High mobility ambipolar MoS[sub

2] field-effect transistors: Substrate and dielectric effects. Appl. Phys. Lett. 2013, 102, 042104.
79.

Dean, C. R.; Young, A. F.; MericI; LeeC; WangL; SorgenfreiS; WatanabeK; TaniguchiT;

KimP; Shepard, K. L.; HoneJ. Boron nitride substrates for high-quality graphene electronics. Nat
Nano 2010, 5, 722-726.
80.

Cui, X. L., Gwan-Hyoung; Duck Kim, Young; Arefe, Ghidewon; Huang, Pinshane Y.;

Lee, Chul-Ho; Chenet, Daniel A.; Zhang, Xian; Wang, Lei; Ye, Fan; Pizzocchero, Filippo;

126

Jessen, Bjarke S.; Watanabe, Kenji; Taniguchi, Takashi; Muller, David A.; Low, Tony; Kim,
Philip; Hone, James Multi-terminal electrical transport measurements of molybdenum disulphide
using van der Waals heterostructure device platform. 2014, arXiv:1412.5977.
81.

Perebeinos, V.; Rotkin, S. V.; Petrov, A. G.; Avouris, P. The Effects of Substrate Phonon

Mode Scattering on Transport in Carbon Nanotubes. Nano Lett. 2009, 9, 312-316.
82.

Li, S.-L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W.-W.; Lin, Y.-F.;

Aparecido-Ferreira, A.; Tsukagoshi, K. Thickness-Dependent Interfacial Coulomb Scattering in
Atomically Thin Field-Effect Transistors. Nano Lett 2013, 13, 3546-3552.
83.

Sabri, S. S.; Lévesque, P. L.; Aguirre, C. M.; Guillemette, J.; Martel, R.; Szkopek, T.

Graphene field effect transistors with parylene gate dielectric. Appl. Phys. Lett. 2009, 95,
242104.
84.

Fivaz, R.; Mooser, E. Mobility of Charge Carriers in Semiconducting Layer Structures.

Phys. Rev. 1967, 163, 743-755.
85.

Cui, X.; Lee, G.-H.; Kim, Y. D.; Arefe, G.; Huang, P. Y.; Lee, C.-H.; Chenet, D. A.;

Zhang, X.; Wang, L.; Ye, F.; Pizzocchero, F.; Jessen, B. S.; Watanabe, K.; Taniguchi, T.;
Muller, D. A.; Low, T.; Kim, P.; Hone, J. Multi-terminal transport measurements of MoS2 using
a van der Waals heterostructure device platform. Nat Nano 2015, 10, 534-540.
86.

Li, Y.; Su, L.; Shou, C.; Yu, C.; Deng, J.; Fang, Y. Surface-enhanced molecular

spectroscopy (SEMS) based on perfect-absorber metamaterials in the mid-infrared. Scientific
Reports 2013, 3, 2865.
87.

Böker, T.; Severin, R.; Müller, A.; Janowitz, C.; Manzke, R.; Voß, D.; Krüger, P.; Mazur,

A.; Pollmann, J. Band structure ofMoS2,MoSe2,andα−MoTe2:Angle-resolved photoelectron
spectroscopy andab initiocalculations. Physical Review B 2001, 64.

127

88.

Tongay, S.; Zhou, J.; Ataca, C.; Lo, K.; Matthews, T. S.; Li, J.; Grossman, J. C.; Wu, J.

Thermally driven crossover from indirect toward direct bandgap in 2D semiconductors: MoSe2
versus MoS2. Nano Lett 2012, 12, 5576-80.
89.

Coehoorn, R.; Haas, C.; de Groot, R. A. Electronic structure of MoSe2, MoS2, and

WSe2. II. The nature of the optical band gaps. Phys Rev B Condens Matter 1987, 35, 6203-6206.
90.

Horzum, S.; Sahin, H.; Cahangirov, S.; Cudazzo, P.; Rubio, A.; Serin, T.; Peeters, F. M.

Phonon softening and direct to indirect band gap crossover in strained single-layer MoSe2.
Physical Review B 2013, 87.
91.

Yun, W. S.; Han, S. W.; Hong, S. C.; Kim, I. G.; Lee, J. D. Thickness and strain effects

on electronic structures of transition metal dichalcogenides: 2H-MX2semiconductors (M=Mo,
W;X=S, Se, Te). Physical Review B 2012, 85.
92.

Perera, M. M.; Lin, M.-W.; Chuang, H.-J.; Chamlagain, B. P.; Wang, C.; Tan, X.; Cheng,

M. M.-C.; Tománek, D.; Zhou, Z. Improved Carrier Mobility in Few-Layer MoS2 Field-Effect
Transistors with Ionic-Liquid Gating. ACS Nano 2013, 7, 4449-4458.
93.

Late, D. J.; Liu, B.; Matte, R. H. S. S.; Dravid, V. P.; Rao, C. N. R. Hysteresis in Single-

Layer MoS2 Field Effect Transistors. Acs Nano 2012, 6, 5635–5641.
94.

Zeng, L.; Xin, Z.; Chen, S.; Du, G.; Kang, J.; Liu, X. Remote phonon and impurity

screening effect of substrate and gate dielectric on electron dynamics in single layer MoS2.
Applied Physics Letters 2013, 103, 113505.
95.

Perebeinos, V.; Rotkin, S. V.; Petrov, A. G.; Avouris, P. The Effects of Substrate Phonon

Mode Scattering on Transport in Carbon Nanotubes. Nano Lett 2008, 9, 312-316.

128

96.

Jakabovič, J.; Kováč, J.; Weis, M.; Haško, D.; Srnánek, R.; Valent, P.; Resel, R.

Preparation and properties of thin parylene layers as the gate dielectrics for organic field effect
transistors. Microelectronics J 2009, 40, 595-597.
97.

Ong, Z.-Y.; Fischetti, M. V. Mobility enhancement and temperature dependence in top-

gated single-layer MoS2. Phys. Rev. B 2013, 88, 165316.
98.

Zeng, L.; Xin, Z.; Chen, S.; Du, G.; Kang, J.; Liu, X. Remote phonon and impurity

screening effect of substrate and gate dielectric on electron dynamics in single layer MoS[sub 2].
Appl. Phys. Lett. 2013, 103, 113505.
99.

Ayari, A.; Cobas, E.; Ogundadegbe, O.; Fuhrer, M. S. Realization and electrical

characterization of ultrathin crystals of layered transition-metal dichalcogenides. Journal of
Applied Physics 2007, 101, 014507.
100.

Das, S.; Chen, H. Y.; Penumatcha, A. V.; Appenzeller, J. High performance multilayer

MoS2 transistors with scandium contacts. Nano Lett 2013, 13, 100-5.
101.

Liu, H.; Neal, A. T.; Ye, P. D. D. Channel Length Scaling of MoS2 MOSFETs. Acs Nano

2012, 6, 8563-8569.
102.

Yang, L.; Majumdar, K.; Liu, H.; Du, Y.; Wu, H.; Hatzistergos, M.; Hung, P. Y.;

Tieckelmann, R.; Tsai, W.; Hobbs, C.; Ye, P. D. Chloride molecular doping technique on 2D
materials: WS2 and MoS2. Nano Lett 2014, 14, 6275-80.
103.

Chuang, S.; Battaglia, C.; Azcatl, A.; McDonnell, S.; Kang, J. S.; Yin, X.; Tosun, M.;

Kapadia, R.; Fang, H.; Wallace, R. M.; Javey, A. MoS(2) P-type transistors and diodes enabled
by high work function MoOx contacts. Nano Lett 2014, 14, 1337-42.

129

104.

Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. High-

performance single layered WSe(2) p-FETs with chemically doped contacts. Nano Lett 2012, 12,
3788-92.
105.

Fang, H.; Tosun, M.; Seol, G.; Chang, T. C.; Takei, K.; Guo, J.; Javey, A. Degenerate n-

doping of few-layer transition metal dichalcogenides by potassium. Nano Lett 2013, 13, 1991-5.
106.

Cho, S.; Kim, S.; Kim, J. H.; Zhao, J.; Seok, J.; Keum, D. H.; Baik, J.; Choe, D. H.;

Chang, K. J.; Suenaga, K.; Kim, S. W.; Lee, Y. H.; Yang, H. DEVICE TECHNOLOGY. Phase
patterning for ohmic homojunction contact in MoTe(2). Science 2015, 349, 625-8.
107.

Chuang, H. J.; Tan, X.; Ghimire, N. J.; Perera, M. M.; Chamlagain, B.; Cheng, M. M.;

Yan, J.; Mandrus, D.; Tomanek, D.; Zhou, Z. High mobility WSe2 p- and n-type field-effect
transistors contacted by highly doped graphene for low-resistance contacts. Nano Lett 2014, 14,
3594-601.
108.

Ma, Y.; Liu, B.; Zhang, A.; Chen, L.; Fathi, M.; Shen, C.; Abbas, A. N.; Ge, M.;

Mecklenburg, M.; Zhou, C. Reversible Semiconducting-to-Metallic Phase Transition in
Chemical Vapor Deposition Grown Monolayer WSe2 and Applications for Devices. ACS Nano
2015, 9, 7383-91.
109.

Das, S.; Demarteau, M.; Roelofs, A. Nb-doped single crystalline MoS2 field effect

transistor. Applied Physics Letters 2015, 106, 173506.
110.

Chuang, H. J.; Chamlagain, B. P.; Koehler, M.; Perera, M. M.; Yan, J.; Mandrus, D.;

Tomanek, D.; Zhou, Z. Low-Resistance 2D/2D Ohmic Contacts: A Universal Approach to HighPerformance WSe, MoS, and MoSe Transistors. Nano Lett 2016.
111.

Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS2

transistors. Nature Nanotechnology 2011, 6, 147-150.

130

112.

Yoon, Y.; Ganapathi, K.; Salahuddin, S. How Good Can Monolayer MoS2 Transistors

Be? Nano Letters 2011, 11, 3768-3773.
113.

Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. High-

Performance Single Layered WSe2 p-FETs with Chemically Doped Contacts. Nano Letters
2012, 12, 3788-3792.
114.

Wang, H.; Yu, L. L.; Lee, Y. H.; Shi, Y. M.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.;

Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS2 Transistors. Nano Letters
2012, 12, 4674-4680.
115.

Fuhrer, M. S.; Hone, J. Measurement of mobility in dual-gated MoS2 transistors. Nature

Nanotechnology 2013, 8, 146-147.
116.

Li, L.; Yu, Y.; Ye, G. J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X. H.; Zhang, Y. Black

phosphorus field-effect transistors. Nat Nano 2014, advance online publication.
117.

Koenig, S. P.; Doganov, R. A.; Schmidt, H.; Castro Neto, A. H.; Özyilmaz, B. Electric

field effect in ultrathin black phosphorus. Appl. Phys. Lett. 2014, 104, 103106.
118.

Zhang, C. D.; Lian, J. C.; Yi, W.; Jiang, Y. H.; Liu, L. W.; Hu, H.; Xiao, W. D.; Du, S.

X.; Sun, L. L.; Gao, H. J. Surface Structures of Black Phosphorus Investigated with Scanning
Tunneling Microscopy. J Phys Chem C 2009, 113, 18823-18826.
119.

Wang, H.; Wu, Y.; Cong, C.; Shang, J.; Yu, T. Hysteresis of Electronic Transport in

Graphene Transistors. Acs Nano 2010, 4, 7221-7228.
120.

Yu, W. J.; Liu, Y.; Zhou, H. L.; Yin, A. X.; Li, Z.; Huang, Y.; Duan, X. F. Highly

efficient gate-tunable photocurrent generation in vertical heterostructures of layered materials.
Nature Nanotechnology 2013, 8, 952-958.

131

121.

Li, Y.; Qian, F.; Xiang, J.; Lieber, C. M. Nanowire electronic and optoelectronic devices.

Materials today 2006, 9, 18-27.
122.

Fang, H.; Battaglia, C.; Carraro, C.; Nemsak, S.; Ozdol, B.; Kang, J. S.; Bechtel, H. A.;

Desai, S. B.; Kronast, F.; Unal, A. A.; Conti, G.; Conlon, C.; Palsson, G. K.; Martin, M. C.;
Minor, A. M.; Fadley, C. S.; Yablonovitch, E.; Maboudian, R.; Javey, A. Strong interlayer
coupling in van der Waals heterostructures built from single-layer chalcogenides. Proceedings of
the National Academy of Sciences 2014, 111, 6198-6202.
123.

Zhang, W. J.; Chuu, C. P.; Huang, J. K.; Chen, C. H.; Tsai, M. L.; Chang, Y. H.; Liang,

C. T.; Chen, Y. Z.; Chueh, Y. L.; He, J. H.; Chou, M. Y.; Li, L. J. Ultrahigh-Gain Photodetectors
Based on Atomically Thin Graphene-MoS2 Heterostructures. Scientific reports 2014, 4.
124.

Jariwala, D.; Sangwan, V. K.; Lauhon, L. J.; Marks, T. J.; Hersam, M. C. Emerging

Device Applications for Semiconducting Two-Dimensional Transition Metal Dichalcogenides.
Acs Nano 2014, 8, 1102-1120.
125.

Britnell, L.; Ribeiro, R. M.; Eckmann, A.; Jalil, R.; Belle, B. D.; Mishchenko, A.; Kim,

Y. J.; Gorbachev, R. V.; Georgiou, T.; Morozov, S. V.; Grigorenko, A. N.; Geim, A. K.;
Casiraghi, C.; Castro Neto, A. H.; Novoselov, K. S. Strong light-matter interactions in
heterostructures of atomically thin films. Science 2013, 340, 1311-4.
126.

Kumar, A.; Kumar, J.; Ahluwalia, P. K. Electronic structure and optical conductivity of

two dimensional (2D) MoS2: Pseudopotential DFT versus full potential calculations. AIP
Conference Proceedings 2012, 1447, 1269-1270.
127.

Jones, A. M.; Yu, H.; Ross, J. S.; Klement, P.; Ghimire, N. J.; Yan, J.; Mandrus, D. G.;

Yao, W.; Xu, X. Spin-layer locking effects in optical orientation of exciton spin in bilayer WSe2.
Nat Phys 2014, 10, 130-134.

132

128.

Jariwala, D.; Sangwan, V. K.; Wu, C.-C.; Prabhumirashi, P. L.; Geier, M. L.; Marks, T.

J.; Lauhon, L. J.; Hersam, M. C. Gate-tunable carbon nanotube-MoS2 heterojunction pn diode.
Proceedings of the National Academy of Sciences 2013, 110, 18076-18080.
129.

Cheng, R.; Li, D.; Zhou, H.; Wang, C.; Yin, A.; Jiang, S.; Liu, Y.; Chen, Y.; Huang, Y.;

Duan, X. Electroluminescence and Photocurrent Generation from Atomically Sharp WSe2/MoS2
Heterojunction p–n Diodes. Nano Letters 2014, 14, 5590-5597.
130.

Deng, Y. X.; Luo, Z.; Conrad, N. J.; Liu, H.; Gong, Y. J.; Najmaei, S.; Ajayan, P. M.;

Lou, J.; Xu, X. F.; Ye, P. D. Black Phosphorus-Monolayer MoS2 van der Waals Heterojunction
p-n Diode. Acs Nano 2014, 8, 8292-8299.
131.

Furchi, M. M.; Pospischil, A.; Libisch, F.; Burgdorfer, J.; Mueller, T. Photovoltaic Effect

in an Electrically Tunable van der Waals Heterojunction. Nano Letters 2014, 14, 4785-4791.
132.

Lee, C. H.; Lee, G. H.; van der Zande, A. M.; Chen, W.; Li, Y.; Han, M.; Cui, X.; Arefe,

G.; Nuckolls, C.; Heinz, T. F.; Guo, J.; Hone, J.; Kim, P. Atomically thin p-n junctions with van
der Waals heterointerfaces. Nat Nanotechnol 2014, 9, 676-81.
133.

Buscema, M.; Groenendijk, D. J.; Blanter, S. I.; Steele, G. A.; van der Zant, H. S. J.;

Castellanos-Gomez, A. Fast and Broadband Photoresponse of Few-Layer Black Phosphorus
Field-Effect Transistors. Nano Letters 2014, 14, 3347-3352.
134.

Li, L. K.; Yu, Y. J.; Ye, G. J.; Ge, Q. Q.; Ou, X. D.; Wu, H.; Feng, D. L.; Chen, X. H.;

Zhang, Y. B. Black phosphorus field-effect transistors. Nature Nanotechnology 2014, 9, 372377.
135.

Liu, H.; Neal, A. T.; Zhu, Z.; Luo, Z.; Xu, X. F.; Tomanek, D.; Ye, P. D. D.

Phosphorene: An Unexplored 2D Semiconductor with a High Hole Mobility. Acs Nano 2014, 8,
4033-4041.

133

136.

Hong, T.; Chamlagain, B.; Wang, T.; Chuang, H. J.; Zhou, Z.; Xu, Y. Q. Anisotropic

photocurrent response at black phosphorus-MoS2 p-n heterojunctions. Nanoscale 2015, 7,
18537-41.
137.

Liu, H.; Xu, K.; Zhang, X.; Ye, P. D. The integration of high-k dielectric on two-

dimensional crystals by atomic layer deposition. Applied Physics Letters 2012, 100, 152115.
138.

McDonnell, S.; Brennan, B.; Azcatl, A.; Lu, N.; Dong, H.; Buie, C.; Kim, J.; Hinkle, C.

L.; Kim, M. J.; Wallace, R. M. HfO(2) on MoS(2) by atomic layer deposition: adsorption
mechanisms and thickness scalability. ACS Nano 2013, 7, 10354-61.
139.

Kim, J.; Jandhyala, S. Atomic layer deposition of dielectrics for carbon-based electronics.

Thin Solid Films 2013, 546, 85-93.
140.

Kim, S. K.; Lee, S. W.; Hwang, C. S.; Min, Y.-S.; Won, J. Y.; Jeong, J. Low

Temperature (<100°C) Deposition of Aluminum Oxide Thin Films by ALD with O[sub 3] as
Oxidant. J Electrochem Soc 2006, 153, F69.
141.

Azcatl, A.; McDonnell, S.; K. C, S.; Peng, X.; Dong, H.; Qin, X.; Addou, R.; Mordi, G.

I.; Lu, N.; Kim, J.; Kim, M. J.; Cho, K.; Wallace, R. M. MoS2 functionalization for ultra-thin
atomic layer deposited dielectrics. Applied Physics Letters 2014, 104, 111601.
142.

Cheng, L.; Qin, X.; Lucero, A. T.; Azcatl, A.; Huang, J.; Wallace, R. M.; Cho, K.; Kim,

J. Atomic layer deposition of a high-k dielectric on MoS2 using trimethylaluminum and ozone.
ACS Appl Mater Interfaces 2014, 6, 11834-8.
143.

Yang, J.; Kim, S.; Choi, W.; Park, S. H.; Jung, Y.; Cho, M. H.; Kim, H. Improved growth

behavior of atomic-layer-deposited high-k dielectrics on multilayer MoS2 by oxygen plasma
pretreatment. ACS Appl Mater Interfaces 2013, 5, 4739-44.

134

144.

Wirtz, C.; Hallam, T.; Cullen, C. P.; Berner, N. C.; O'Brien, M.; Marcia, M.; Hirsch, A.;

Duesberg, G. S. Atomic layer deposition on 2D transition metal chalcogenides: layer dependent
reactivity and seeding with organic ad-layers. Chem Commun (Camb) 2015, 51, 16553-6.
145.

Choi, W.; Cho, M. Y.; Konar, A.; Lee, J. H.; Cha, G. B.; Hong, S. C.; Kim, S.; Kim, J.;

Jena, D.; Joo, J.; Kim, S. High-detectivity multilayer MoS(2) phototransistors with spectral
response from ultraviolet to infrared. Adv Mater 2012, 24, 5832-6.
146.

Wu, M.; Alivov, Y. I.; Morkoç, H. High-κ dielectrics and advanced channel concepts for

Si MOSFET. Journal of Materials Science: Materials in Electronics 2008, 19, 915-951.
147.

Li, H.; Wu, J.; Huang, X.; Yin, Z.; Liu, J.; Zhang, H. A universal, rapid method for clean

transfer of nanostructures onto various substrates. ACS Nano 2014, 8, 6563-70.
148.

Martinez, H.; Auriel, C.; Gonbeau, D.; Loudet, M.; PfisterGuillouzo, G. Studies of 1T

TIS2 by STM, AFM and XPS: The mechanism of hydrolysis in air. Appl Surf Sci 1996, 93, 231235.
149.

Aminpirooz, S.; Becker, L.; Rossner, H.; Schellenberger, A.; Holub-Krappe, E. The

structure of sodium intercalated 1T and 2H polytypes of TaS2: a photoemission and SEXAFS
study. Surface Science 1995, 331–333, Part A, 501-505.
150.

Atanassova, E.; Tyuliev, G.; Paskaleva, A.; Spassov, D.; Kostov, K. XPS study of N2

annealing effect on thermal Ta2O5 layers on Si. Appl Surf Sci 2004, 225, 86-99.
151.

Ho, S. F.; Contarini, S.; Rabalais, J. W. Ion-beam-induced chemical changes in the

oxyanions (Moyn-) and oxides (Mox) where M = chromium, molybdenum, tungsten, vanadium,
niobium and tantalum. The Journal of Physical Chemistry 1987, 91, 4779-4788.

135

152.

Liu, W.; Kang, J.; Sarkar, D.; Khatami, Y.; Jena, D.; Banerjee, K. Role of metal contacts

in designing high-performance monolayer n-type WSe2 field effect transistors. Nano Lett 2013,
13, 1983-90.
153.

Chen, J. H.; Jang, C.; Xiao, S.; Ishigami, M.; Fuhrer, M. S. Intrinsic and extrinsic

performance limits of graphene devices on SiO2. Nat Nanotechnol 2008, 3, 206-9.
154.

Wan, X.; Chen, K.; Xu, J. Interface engineering for CVD graphene: current status and

progress. Small 2014, 10, 4443-54.

136

ABSTRACT
SUBSTRATE EFFECTS AND DIELECTRIC INTEGRATION IN 2D ELECTRONICS
by
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The ultrathin body of monolayer (and few-layer) two dimensional (2D) semiconducting
materials such as transitional metal dichalconiges (TMDs), black phosphorous (BP) has
demonstrated tremendous beneficial physical, transport, and optical properties for a wide range
of applications. Because of their ultrathin bodies, the properties of 2D materials are highly
sensitive to environmental effects. Particularly, the performance of 2D semiconductor electronic
devices is strongly dependent on the substrate/dielectric properties, extrinsic impurities and
absorbates. In this work, we systematically studied the transport properties of mechanically
exfoliated few layer TMD field-effect transistors (FETs) consistently fabricated on various
substrates including SiO2,Parylene –C, Al2O3, SiO2 modified by octadecyltrimethoxysilane
(OTMS) self-assembled monolayer (SAMs), and hexagonal boron nitride (h-BN). We performed
variable temperature transport measurements to understand the effects of various scattering
mechanisms such as remote surface phonon scattering, coulomb scattering, surface roughness
scattering on the mobility of these devices. To reveal the intrinsic channel properties, we also
investigated TMD devices encapsulated by h-BN. To further optimize the dielectric interface and
electrostatic control of the TMD channels, we developed a novel thermal-oxidation method to
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turn few-layer 2D metals into ultrathin and atomically flat high –κ dielectrics. In order to
optimize the performance of TMD electronic devices, it is also critical to fabricate low resistance
ohmic contacts required for effectively injecting charge carriers into the TMD channel. Along
this direction, we developed a new contact strategy to minimize the contact resistance for a
variety of TMDs by van der Waals assembly of doped TMDs as contacts and undoped TMDs as
channel materials. The developed unique method for low-resistance ohmic contacts achieved
using the novel 2D/2D contact strategy and novel technique for high-k dielectric integration is
expected to open the path to explore the rich quantum physics in TMDs 2DEGs and 2DHGs.
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